



# **Single Edge Contact Cartridge 2 (S.E.C.C.2) Heat Sink Attachment and Heat Sink Functional Requirements**

November 23, 1998  
Order Number: 244456-001

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

The Pentium® processor, Pentium® processor with MMX™ Technology, the Pentium® Pro processor and the Pentium® II processor may contain design defects or errors known as errata. Current characterized errata are available on request.

MPEG is an international standard for video compression/decompression promoted by ISO. Implementations of MPEG CODECs, or MPEG enabled platforms may require licenses from various entities, including Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>

Copyright© Intel Corporation 1997. Third-party brands and names are the property of their respective owners.

## Table of Contents

	<i>Glossary of Terms</i> .....	4
1.	<i>Introduction and Specification Scope</i> .....	5
2.	<i>Connector Requirements</i> .....	6
3.	<i>Geometric Requirements</i> .....	7
3.1	Heat Sink to Retention Mechanism Attachment Requirements .....	7
3.2	S.E.C.C. 2 Substrate to Heat Sink Attachment Requirements .....	8
3.3	Heat Sink to Thermal Interface Attachment Requirements .....	15
4.	<i>Structural Requirements</i> .....	17
4.1	Component Level Survival Expectations .....	17
4.2	Heat Sink Attachment and S.E.C.C. 2 Structural Requirements .....	17
5.	<i>Material and Recycling Requirements</i> .....	18
6.	<i>Testing Requirements</i> .....	19
7.	<i>Safety Requirements</i> .....	19
8.	<i>Summary of Heat Sink Attachment Attributes</i> .....	19

## Glossary of Terms

**Core Package:** silicon package, either PLGA or OLGA, mounted to the substrate;  
see Fig. 3.

**Substrate Attachment Holes:** four holes surrounding substrate that correspond to the cover boss';  
see Fig. 3.

**Substrate-to-Cover Attachment Features:** features that provide retain the substrate to the cover;  
see Fig. 3.

**Cover Boss:** features that align with substrate attachment holes and facilitate heat sink attachment;  
see Fig. 3 & 6.

**Retention Mechanism (RM):** parts that retain the S.E.C.C. 2 assembly and thermal solution to the planar.

**Keep-Out:** zone that establishes boundaries for heat sink attachment solutions to stay outside of.


**Keep-In:** zone that establishes boundaries for heat sink attachment solutions to stay inside of.

## 1. Introduction and Specification Scope

The purpose of the functional specification for the Heat Sink Attachment, Heat Sink and Thermal Interface is to provide the design constraints and requirements for a heat sink attachment, heat sink and thermal interface to comply with the Single Edge Contact Cartridge 2 (S.E.C.C. 2) performance requirements set by Intel. This includes environmental testing outlined in *Support Component Test Requirements*. With this information, a developer could design a heat sink attachment and heat sink. These constraints are compatible with the Universal Retention Mechanism and the Integrated Retention Mechanism. If not properly retained and supported, the S.E.C.C. 2 can disconnect from the SC242 Connector or the heat sink, possibly causing damage to motherboard components or the S.E.C.C. 2 processor package.

Heat sink attachment is typically accomplished through a heat sink clip. For the Intel-designed heat sink attachment an initial uniform compressive load of 12-20 lbf is required between the S.E.C.C. 2 core package and the heat sink to maintain thermal performance. Your thermal solution may require a different compressive load depending on your heat sink design, heat sink attachment methodology and thermal interface. The heat sink attachment must not induce any bending or tensile loads in the S.E.C.C. 2 assembly beyond the limits stated in this document.

## 2. Connector Requirements



**Fig 1. Connector Critical to Function Dimensions Diagram**


Dimension	Minimum (inch)	Maximum (inch)
A	0.070	0.078
B	1.9855	N/A
C	0.069	0.071
D	2.9645	N/A
E	0.095	0.105
F	5.221	5.241
G	0.344	0.356
H	0.364	0.384
J	0.600	0.615

**Table of Critical to Function Dimensions**

Figure 1 shows critical interface dimensions and tolerances of the SC 242 Connector. See the *SC242 Design Guidelines* (Order Number 243397) for further detail.

### 3. Geometric Requirements

#### 3.1 Heat sink to Retention Mechanism Attachment Requirements




**Fig. 2 Retention Mechanism features to interface Heat Sink (OLGA heat sink shown)**

Fig. 2 shows dimensioned critical features of the generic heat sink that will interface with the RM. The  $.480''$  wide rectangular cutout is designed to be a latching feature for a RM. The  $.480''$  cut-out can be reduced to  $.200''$  cut-out but must be located  $1.325''$  above the planar. This can be used to retain the S.E.C.C. 2 to the planar. All other necessary dimensions are given in Fig. 2 to locate the heat sink latch surface.

The heat sink, heat sink attachment and thermal interface must not allow the substrate to back out of the connector more than  $.035''$ . It must also not allow the substrate to bend more than  $1.40$  degrees from the vertical plane when inserted into the connector. Lastly, the RM must not allow an offset of more than  $.050''$  in the lengthwise direction of the connector, or else the substrate may not insert into the connector. For further information on heat sink constraints see *S.E.P.P. Functional Specification* and/or *URM Test Specification*.


### 3.2 S.E.C.C. 2 Substrate to Heat Sink Attachment Requirements



**Fig. 3 General Views, S.E.C.C. 2 Assembly (OLGA substrate shown)**


Fig. 3 shows the S.E.C.C. 2 assembly. This assembly is comprised of the substrate, either OLGA or PLGA (OLGA shown), and the S.E.C.C. 2 Cover. The substrate is attached to the cover via snap features located in the upper right and left corners of the assembly.





**Fig. 4 Primary View, S.E.C.C. 2 Assembly (OLGA substrate shown)**


Fig. 4 shows the S.E.C.C. 2 assembly from the direction of the thermal interface (primary side). The datums shown align the cover and the substrate at the hole location shown. The dimensions and tolerances of interest in this view are: 1) substrate attachment holes ( $.125 \pm .002$ ) and keep-in zone (.180), 2) processor core package locations for both PLGA and OLGA and 3) substrate-to-cover attachment feature locations and keep-out. Note that the bottom-most dimension ( $4.685 +.008 - .020$ ) locates the centers of the lower substrate-to-cover attachment features while the upper dimension ( $4.680 \pm .008$ ) locates the centers of the upper substrate-to-cover attachment feature (see detail view in upper left-hand portion of drawing).



**Fig. 5 Cover View, S.E.C.C. 2 Assembly (OLGA substrate shown)**


Fig. 5 shows the S.E.C.C. 2 assembly from the cover side. The datums shown align the substrate and the cover at the hole location shown. The dimensions of interest in this view are: 1) substrate edges with respect to heat sink attachment boss holes and 2) top lip of cover with respect to core package height for the two substrate types. Note that the lower-most dimension is the overall substrate width. For a detailed view of the cover boss see Fig. 6.






**Fig. 7 Side View, S.E.C.C. 2 Assembly (OLGA substrate shown)**

Fig. 7 shows a side view of the S.E.C.C. 2 assembly with the OLGA substrate. Dimensions of interest are: 1) overall height from bottom of cover to top of substrate surface, 2) height of PLGA and OLGA core package, 3) height of tallest cover attachment feature and 4) height of OLGA TQFP BS RAM packages.




**Fig. 8 Detail View of Cover in the Vicinity of Substrate Attachment Features**

Fig. 8 show a detail view of the S.E.C.C. 2 cover in the vicinity of the substrate-to-cover attachment features. These dimensions may be of importance to the heat sink attachment processes and/or fixturing as well as clearance around the retention mechanism.



**Fig. 9 S.E.C.C. 2 OLGA Substrate, Primary Side**


Fig. 9 shows the OLGA substrate from the thermal interface (primary) side. Dimensions of interest are: 1) the dimensions of the core package thermal interface area and 2) the keep-in dimension area surrounding the heat sink attachment through holes (this latter keep-in area also applies to PLGA substrates). Note that all these dimensions are reference dimensions and have no tolerances associated with them.



**Fig. 10 S.E.C.C. 2 PLGA Assembly**


Fig. 10 shows the S.E.C.C. 2 Cover and PLGA Substrate. Note that these are reference dimensions and have no associated tolerance.

### 3.3 Heat Sink to Thermal Interface Attachment Requirements



**Fig 11. Heat Sink Geometry (OLGA substrate shown)**

Fig. 11 shows a generic heat sink solution that is dimensioned to show the thermal interface requirements. Dimensions that should be noted in this figure are: 1) attachment through hole minimum diameter and location, 2) location of the heat sink thermal interface for PLGA and OLGA (the associated tolerance is recommended), 3) location of the primary side substrate and 4) pedestal dimension 'A' will be necessary for OLGA compatibility. Fin spacing and length is dependent on your thermal needs. Adherence to additional keep-outs described in Figure 12 should be observed if the Intel-designed heat sink attachment clip is used.



**Fig. 12 Heat Sink Requirements for Compatibility with Intel Enabled Heat Sink Clip (OLGA substrate shown)**

Figure 12 shows additional heat sink keep-out zones that are necessary in order for the design to be compatible with the Intel-designed heat sink attachment clip. Note that the dimension in the upper right of the figure is from the heat sink surface shown to the surface of the substrate and can be used for both PLGA and OLGA products.



## 4. Structural Requirements


### 4.1 Component Level Survival Expectations

The intent of the structural requirements for the heat sink attachment, heat sink and thermal interface is to maintain proper operation and to guard against processor failures during environmental testing. For details see the *Support Component Test Requirements* document.


### 4.2 Heat Sink Attachment and S.E.C.C. 2 Structural Requirements

The heat sink attachment mechanism must not induce permanent stress into the S.E.C.C. 2 substrate with the exception of a uniform load not to exceed 20 lbf compressive loads to maintain the heat sink to the processor thermal interface. Your heat sink and thermal interface will determine the minimum compressive force.

S.E.C.C. 2 substrate stresses induced during handling, assembly or shock cannot exceed 0.050" deflection as measured from the end of the substrate in the direction of the heat sink or 0.025" deflection as measured from the end of the substrate in the direction away from the heat sink.



**Fig. 13 Substrate Deflection Away From Heat Sink**



**Fig. 14 Substrate Deflection Toward Heat Sink**

Metal components must be shielded from electrical contact with the S.E.C.C. 2 substrate with the exception of the S.E.C.C. 2 substrate through holes.

Heat sink attachment must not create any contact wear points on the S.E.C.C. 2 substrate. For more detail on thermal interface / OLGA compliance see the *Thermal Interface Functional Requirements (S.E.C.C. 2)*.

Heat sink attachment must not create any metal shavings.

## 5. Material and Recycling Requirements

Material shall be resistant to fungal growth. Examples of non resistant materials include: Cellulosic materials, animal and vegetable based adhesives, greases, oils, and, many hydrocarbons. Synthetic materials such as PVC formulations, certain Polyurethanes (e.g. polyester and some polyethers), plastics which contain organic fillers of laminating materials, paints, and varnishes also are susceptible to fungal growth. If materials are not fungal growth resistant, then MIL-STD-810E, Method 508.4 must be performed to determine material performance.

Material used shall not have deformation or degradation in a temperature life test as described in *Support Component Test Requirements Document*.

Any plastic component exceeding 25 grams should be recyclable per the *European Blue Angel* recycling standards.

## 6. Testing Requirements

Qualification testing for the Retention Mechanism and Heat Sink Attachment Mechanism will follow the *Support Component Test Requirments*.

## 7. Safety Requirements

Retention mechanism and heat sink attachment assemblies shall be consistent with the manufacture of units that meet the safety standards:

- UL Recognition-approved for flammability at the system level  
All mechanical-support components must be a minimum UL94V-0 approved.

## 8. SUMMARY OF HEATSINK ATTACHEMENT ATTRIBUTES

This attachment provides third parties the necessary information to successfully design attachment mechanisms that repeatedly produce an acceptable thermal performance for the interface between the processor and heat sink while not overloading the processor or substrate.

Attribute	Details	Comments
Substrate Attachment Hole Diameter	<ul style="list-style-type: none"> <li>• <math>.125 \pm .002</math> in. dia. plus</li> <li>• <math>.180</math> in. dia. keep-in zone beyond the hole circumference—both sides.</li> </ul>	See Fig. 4.
Maximum allowable substrate deflection	<ul style="list-style-type: none"> <li>• <math>.025</math> in. away from primary side</li> <li>• <math>.050</math> in. toward primary side</li> </ul>	See Fig. 13 and 14
Substrate thickness	$.062 +.007/- .005$ in.	See Fig. 6
PLGA core package height	$.144 \pm .006$ in.	See Fig. 7
OLGA core package height	$.094 \pm .005$ in.	See Fig. 7

<b>Attribute</b>	<b>Details</b>	<b>Comments</b>
Minimum required compressive force at heat sink/processor interface	12 lbf. min.	This can vary depending on the thermal solution.
Maximum static compressive force at heat sink/processor interface	20 lbf. max.	No line or corner loads allowed.
Maximum transient compressive force at heat sink/processor interface	<ul style="list-style-type: none"> <li>• 100 lbf. max for uniform load</li> <li>• 75 lbf. Max for non-uniform load</li> </ul>	No line or corner loads allowed.
Thermal interface thickness	<ul style="list-style-type: none"> <li>• <math>0.033 \pm .0023</math> in. loaded</li> <li>• <math>.0055 \pm .0005</math> un-loaded</li> </ul>	Loaded compressed dimension is compatible with Intel RM design. For further detail see <i>Thermal Interface Functional Requirements (S.E.C.C. 2)</i>
Heat sink base thickness	<ul style="list-style-type: none"> <li>• <math>.125 \pm .010</math> in. for PLGA</li> <li>• <math>.175 \pm .010</math> in. for OLGA</li> </ul>	See Fig. 11
Heat sink base flatness	.004 in./in.	Recommended



**UNITED STATES, Intel Corporation**  
2200 Mission College Blvd., P.O. Box 58119, Santa Clara, CA 95052-8119  
Tel: +1 408 765-8080

**JAPAN, Intel Japan K.K.**  
5-6 Tokodai, Tsukuba-shi, Ibaraki-ken 300-26  
Tel: + 81-29847-8522

**FRANCE, Intel Corporation S.A.R.L.**  
1, Quai de Grenelle, 75015 Paris  
Tel: +33 1-45717171

**UNITED KINGDOM, Intel Corporation (U.K.) Ltd.**  
Pipers Way, Swindon, Wiltshire, England SN3 1RJ  
Tel: +44 1-793-641440

**GERMANY, Intel GmbH**  
Dornacher Strasse 1  
85622 Feldkirchen/ Muenchen  
Tel: +49 89/99143-0

**HONG KONG, Intel Semiconductor Ltd.**  
32/F Two Pacific Place, 88 Queensway, Central  
Tel: +852 2844-4555

**CANADA, Intel Semiconductor of Canada, Ltd.**  
190 Attwell Drive, Suite 500  
Rexdale, Ontario M9W 6H8  
Tel: +416 675-2438