



# 21554 Bridge Reference Design

Schematics

---

*December 2000*

Order Number: 278363-001





Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

The 21554 may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.

Copyright © Intel Corporation, December 2000

\*Other brands and names are the property of their respective owners.

# DE1B55401 Schematic Directory

SHEET	DESCRIPTION
sht 1	Schematic Directory
sht 2	Block diagram
sht 3	21554 (DrawBridge)
sht 4	21554 Parallel & Serial ROM, latches and MDM
sht 5	Secondary clock generation & hot swap test
sht 6	Pull up resistors for 21554 signals
sht 7	Primary Edge Connector and svio generation
sht 8	System Slot - PICMG or PCI Option
sht 9	PCI Secondary Option slots Middle and Bottom
sht 10	PCI Secondary Option Slot, Top and 21554 decoup
sht 11	3.3V Voltage regulator and bulk decoupling
sht 12	Test Pods

11-10-2000\_7:52

CDATE=1-NOV-1997

REVISION		
CHK	CHANGE NO.	REV

DB1B554 21554 EVALUATION BOARD


**Intel**

DRN.	DATE	ENG. MHP	DATE	TITLE
CHK'D.	DATE	BOARD LOCATION:	OF	
USRA:		SHEET		SIZE CODE
FIRST USED ON OPTION/MODEL:		TDP DOCUMENT NUMBER:		NUMBER
				REV.


# DE1B55401 Block Diagram

1997




Clock Buffer



Primary Bus



Secondary bus




REVISION		
CHK	CHANGE NO.	REV

DE1B55401

Intel

DRN.	DATE	ENG.	DATE	TITLE	2
CHK'D.	DATE	BOARD LOCATION	SHEET	DF	
USRA	FIRST USED ON OPTION/MODEL	TOP DOCUMENT NUMBER	SIZE	CODE	NUMBER
			B		REV.

12-8-2000\_13:51



REVISION		
CHK	CHANGE NO.	REV


<b>Intel</b>	DRN.	DATE	ENG.	DATE	TITLE
	CHK'D.	DATE	BOARD LOCATION, SHEET	DF	SIZE CODE
USRA, FIRST USED ON OPTION/MODEL	TOP DOCUMENT NUMBER			NUMBER	REV.

Pinout = 21554 (DC1093), Rev 0.4 Date: 7/1/97


Pinout = 21554 (DC1093), Rev 0.4 Date: 7/1/97

Pinout = 21554 (DC1093), Rev 0.4 Date: 7/1/97

Initialization Selections








J20	DOWN = Pull DOWN	UP = Pull UP
SW1 = pr_2	NO SROM	SROM
SW2 = pr_3	DEBUG - No Lockout	NORMAL - Lockout
SW3 = pr_4	Synch	Async
SW4 = pr_5	DB S_CLKO DISABLED	DB S_CLKO ENABLED
SW5 = pr_6	21554 as Central Function	System Slot as Central Function
SW5 = pr_7	Internal Arbiter Enabled	Internal Arbiter Disabled





J21	J19	DRAWBRIDGE AS ARBITER	SYSTEM SLOT AS ARBITER
SW2		UP	DOWN
SW3		UP	DOWN
SW4		UP	DOWN
SW5		UP	DOWN
SW1		UP	DOWN
SW2		UP	DOWN



MDM Control			
Parallel ROM		ROM Socket	
J24	IN	J24	OUT
J25	OUT	J25	IN
J19-SW3	UP	J19-SW3	UP
J19-SW4	UP	J19-SW4	UP





Parallel ROM



This Socket has a Write Enable Pin So is unsuitable for an EPROM



Parallel ROM TEST PODS






Parallel ROM Address Latches

REVISION		
CHK	CHANGE NO.	REV

Intel	DRN.	DATE	ENG.	DATE	TITLE
	CHK'D.	DATE	BOARD LOCATION, SHEET	DF	
USRA - FIRST USED ON OPTION/MODEL			TOP DOCUMENT NUMBER	SIZE	CODE
				NUMBER	REV.

Compact PCI Hot Swap Test Circuit




Central Function			
21554		System Slot	
In	Out	In	Out
R65	R67	R67	R65
R66	R90	R90	R66
R97	R91	R91	R97
R98	R92	R92	R98
R99	R93	R93	R99
R100			R100


  

External Oscillator	
In	Out
R73	R65

64-Bit Pull-Ups  
R = 4.99K ohms



21554 PR\_AD and Misc Pull-Ups/Downs



REVISION		
CHK	CHANGE NO.	REV

Intel	DRN.	DATE	ENG.	DATE	TITLE	
	CHK'D.	DATE	BOARD LOCATION, SHEET		DF	
USRA	TOP DOCUMENT NUMBER		SIZE	CODE	NUMBER	REV.
FIRST USED ON OPTION/MODEL			B			








SYSTEM SLOT: 64-BIT PCI

J101  
12-39839-19

PCI		PICMG	
B09	PRSENT1#	F09	SS-REQ3
B10	RESERVED	F10	SS-REQ1
B11	PRSENT2#	F11	SS-GNT3
B14	RESERVED	F14	CLKA
B16	CLK	F16	CLKB
B18	REQ#	F18	S-REQ0


PICMG		PCI	
■ CLKC	E09	A09	RESERVED
■ CLKD	E11	A11	RESERVED
■ SS-GNT1	E14	A14	RESERVED
■ S-GNT0	E17	A17	GNT#
■ SS-REQ2	E19	A19	RESERVED
■ SS-GNT2	E26	A26	IDSEL



DRAWING LAST MODIFIED

ENG. MHP	DATE	TITLE DE1B55401
BOARD LOCATION		
SHEET 9	OF 13	
TOP DOCUMENT NUMBER 54-25383-01	SIZE CS	NUMBER 54-25383-01
		REV A01

A 5425015-0-1 B CS B A



PCI SLOT (BOTTOM)


PCI SLOT (MIDDLE)

Mount 15uf Cap close to card edge





ENG.	DATE	TITLE	SIZE	CODE	NUMBER	REV
BOARD LOCATION						
SHEET		DF				
TOP DOCUMENT NUMBER						

DRAWING LAST MODIFIED

EC-R2DWA-TE







PCI SLOT (TOP)



DRAWING LAST MODIFIED :

ENG. MHP	DATE	TITLE DE1B55401
BOARD LOCATION		
SHEET DF	SIZE C5	NUMBER 54-25383-01
TOP DOCUMENT NUMBER 54-25383-01		REV A01

Decoupling; bulk, for all power planes




Mount 15uf cap close to VREG


REVISION	
CHK	CHANGE NO.

Intel	DRN.	DATE	ENG.	DATE	TITLE
	CHK'D.	DATE	BOARD LOCATION	SHEET	DF
USRA	TOP DOCUMENT NUMBER			SIZE	CODE
FIRST USED ON OPTION/MODEL				NUMBER	REV.


S\_AD < 0 : 31 >




Secondary  
Req's & GNT's



Secondary  
Control and  
ERROR



S\_AD < 32 : 63 >



B EB5425550-0-1 A