



Zone Rendering 2 Technology

White Paper

July 2003



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® 865G chipset may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, reference www.intel.com/procs/perf/limits.htm or call (U.S.) 1-800-628-8686 or 1-916-356-3104.

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2003, Intel Corporation



Contents

1	Introduction	5
2	Overview	7
2.1	Conventional 3D Rendering	7
2.1.1	Geometry Transform and Lighting Performed by Host Processor	7
2.1.2	Setup and Scan Conversion	7
2.1.3	Texture Engine.....	8
2.1.4	Per-Pixel Operations.....	8
2.2	Zone Rendering 2 Technology.....	8
2.2.1	Concept of Zone Rendering 2 Technology.....	8
2.2.2	Zone Conversion	9
2.2.3	Per-Pixel Operations.....	9
3	Advantages of a Zone Rendering 2 Technology 3D Graphics Pipeline	11
4	Software Considerations	13
5	Summary	15
5.1	What Is Zone Rendering 2 Technology?.....	15
5.2	What Are the Benefits of Zone Rendering 2 Technology?.....	15
5.3	Conclusions	15

Figures

Figure 1. Conventional 3D Graphics Pipeline.....	7
Figure 2: Zone Rendering 2 Technology 3D Graphics Pipeline	8
Figure 3: 3Dmark* 2001 SE Scene.....	12

Revision History

Revision Number	Description	Revision Date
0.5	Initial Release.	March 2002
-001	Public Release	July 2003

1 *Introduction*

With the release of the next-generation Intel® GMCH, the Intel® 865G chipset, an enhanced graphics engine is introduced. One of the updated features of this graphics engine is *Zone Rendering 2 Technology*. This paper reviews the updates of the Zone Rendering 2 Technology capabilities of the 865G chipset, outlines the advantages offered by Zone Rendering 2 Technology, and discusses the implications of Zone Rendering 2 Technology to software application developers.



This page is intentionally left blank.


2 Overview

This section provides an overview of the traditional 3D graphics rendering engine as well as a Zone Rendering 2 Technology graphics engine.

2.1 Conventional 3D Rendering

The basic overview of the traditional 3D graphics pipeline is given in the figure below. In this traditional 3D pipeline, each polygon is processed in the order that it is received by the hardware. Hence, the 3D pipeline displayed in the figure below is referred to as “immediate mode” 3D rendering, meaning that as each polygon is sent to the hardware, it is immediately processed through the pipeline and rendered into the frame buffer, as appropriate.

Figure 1. Conventional 3D Graphics Pipeline



2.1.1 Geometry Transform and Lighting Performed by Host Processor

In the initial stage of the pipeline, all of the vertices progress through some number of matrix transformations in order to be converted into 3D world coordinates. The diffuse and specular lighting components are then calculated at each vertex based on its position in the 3D world. These vertices are then finally transformed into 2D screen coordinates. The host processor is used to handle the transform and lighting stage of the pipeline. The vertices may be read from and written to memory multiple times depending on the implementation.

2.1.2 Setup and Scan Conversion

Following the transform and lighting stage the pixel-level specifics of each polygon are calculated. Initially the setup engine receives as input the vertices of each polygon, and then calculates the information needed to convert that polygon into its associated pixels. Also portions of polygon that do not appear on the screen are clipped or culled by the setup engine. The scan converter then receives the information from the setup engine and identifies all the pixels that are being affected by the polygon being rendered.

2.1.3 Texture Engine

Once the associated pixels for each polygon have been calculated, the texture engine is then responsible for retrieving any texture elements, or texels, associated with each pixel. Any required texel operations, such as colorkey matching, color format conversion, or filtering, are then performed by the texture engine. As there are potentially multiple texel fetches for every pixel of every polygon memory access for texels typically account for a large percentage of the graphics memory bandwidth usage.

2.1.4 Per-Pixel Operations

Now that a pixel is fully textured, it's nearly ready to be put into the frame buffer. First, however, the z-buffer is read to determine whether the pixel will even be visible. If it's not, meaning that another pixel would be covering it up in the frame buffer, then the pixel is thrown out and not used. If the pixel is nearer than what is currently in the frame buffer, or needs to be blended with the current frame buffer contents, then both the frame buffer and z-buffer are updated with the new pixels information. For every pixel, then, there is a required z-buffer read and potential z-buffer and frame buffer write in memory. Texel, z-buffer, and frame buffer access in memory will typically account for a large percentage of the memory bandwidth usage.


2.2 Zone Rendering 2 Technology

2.2.1 Concept of Zone Rendering 2 Technology

With immediate mode rendering, discussed in the previous section, any portion of the frame buffer may be drawn to anytime during a single frame. What Zone Rendering 2 Technology does, however, is divide the frame buffer up into a number of rectangular zones, and then renders all of the pixels within a single zone before proceeding on to the next zone. The advantages of this method will be discussed in the next section.

The basic overview of the Zone Rendering 2 Technology 3D graphics pipeline featured in 865G chipset is given in the figure below.

Figure 2: Zone Rendering 2 Technology 3D Graphics Pipeline





2.2.2 Zone Conversion

As can be seen in the figure above, the major difference between the Zone Rendering 2 Technology capable 3D graphics pipeline and the conventional 3D graphics pipeline is the inclusion of the zone conversion stage of the pipeline.

In the zone conversion stage, triangles are sorted into memory by zone. Hence all triangles associated with a respective zone are placed into the same zone in memory. Then, these zones are processed one at a time by the remainder of the 3D graphics pipeline, causing only a single zone to be rendered at a time.

2.2.3 Per-Pixel Operations

The second major difference between the Zone Rendering 2 Technology 3D graphics pipeline and the conventional pipeline occurs as the pixels are written out to the frame buffer. Because only a single zone is being rendered at a time, all depth calculations can be done on-chip, eliminating the need for a separate depth buffer. Likewise all pixel blend operations are done on-chip. Hence each pixel of a particular zone will only be written once. The need for depth buffer reads and writes, as well as frame buffer reads, has been eliminated.



This page is intentionally left blank.



3 **Advantages of a Zone Rendering 2 Technology 3D Graphics Pipeline**

The 865G chipset represents a class of chipset with integrated graphics employing a unified memory architecture (UMA). Integrated graphics chipsets that employ UMA, share system memory resources with the rest of the system, utilizing system memory resources for graphics.

The 865G chipset implements 32 bits per pixel (bpp) graphics allowing for true transparent and translucent surfaces – more realistic shadow effects, smoke effects, clouds, etc. Delivery of these capabilities puts a lot of pressure on the memory subsystem.

Zone Rendering 2 Technology is a unique mechanism that addresses memory bandwidth limitations by reducing the required memory bandwidth for graphics. By processing only a single zone of the frame buffer at a time, the use of the render cache is highly optimized. The high level of spatial coherency in the render cache for any individual zone allows on-chip access to all of the significant color and depth information for a particular frame. As stated previously, this eliminates the need for depth buffer reads and writes, as well as color buffer reads. By eliminating the need for these memory accesses, Zone Rendering 2 Technology reduces the maximum theoretical required graphics memory bandwidth.

The improved memory bandwidth efficiency provides some secondary memory benefits as well. Lower memory bandwidth requirements simplify the memory interface and memory technology used by a Zone Rendering 2 Technology graphics device. This offers potentially large saving in graphics memory cost.

One final benefit of the Zone Rendering 2 Technology architecture is that the fill rate requirements places on the graphics device are reduced. Because no pixels are overdrawn in the frame buffer, the fill rate required to draw any scene is equal to the total number of pixels in the scene (depth complexity = 1). By contrast, traditional 3D graphics architecture may have to redraw each pixel in a scene anywhere that triangles overlap. This means that if the average depth complexity in a scene is 3, meaning each pixel must be drawn 3 times, the fill rate required by a conventional 3D graphics architecture is 3 times the number of pixels in the scene. Thus the fill rate requirements for Zone Rendering 2 Technology will always be the same as the current resolutions, whereas the fill rate requirements for a conventional architecture will increase as a function of the depth complexity.

The scene below was rendered on an 865G chipset system running 3D WinBench* 2000. This particular scene has a depth complexity of 2.72. Thus, the memory bandwidth required to render this scene with a conventional 3D graphics pipeline is 2.72 times more than with a Zone Rendering 2 Technology 3D graphics pipeline.



Figure 3: 3Dmark* 2001 SE Scene





4 **Software Considerations**

Zone Rendering 2 Technology is designed to be completely transparent from an application software point of view. The 865G chipset graphics drivers will feature both a complete Silicon Graphics OpenGL* ICD and full support for Microsoft DirectDraw* and Direct3D* APIs. Furthermore, Zone Rendering 2 Technology will be handled transparently within the driver. Therefore, any application written for OpenGL or the DirectX* graphics APIs will run on the 865G chipset and make use of 865G chipset hardware capabilities wherever possible.



This page is intentionally left blank.

5 Summary

5.1 What Is Zone Rendering 2 Technology?

Zone Rendering 2 Technology is a process in which the screen is divided into several zones. Each zone is completely cached and rendered on chip before being written to the frame buffer.

5.2 What Are the Benefits of Zone Rendering 2 Technology?

Zone Rendering 2 Technology has several benefits:

- Reduction in Depth and Color Bandwidth associated with conventional rendering
- Increased memory efficiency via better localization of data
- Increased on-chip processing speed due to decreased wait time for data
- Reduced power as a result of decreased memory bandwidth
- Increased effective pixel fill rates
- Increased headroom for larger resolution and color depth

5.3 Conclusions

The Zone Rendering 2 Technology architecture featured in the next-generation Intel GMCH, the Intel 865G chipset, provides improved performance above conventional 3D architectures through efficient memory bandwidth usage and optimal utilization of the render cache. The 865G chipset drivers provide software support for this new architecture for both Direct3D and OpenGL, allowing both existing and future 3D applications using these APIs to use Zone Rendering 2 Technology without the need for modification.