



Intel® 820 Chipset Design Guide Addendum

For the Intel® Pentium® III Processor for the PGA370 Socket

Addendum to the Intel® 820 Chipset Design Guide

April, 2000

Order Number: 298178 - 002



Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® 820 Chipset and Pentium® processor products may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

I²C is a 2-wire communications bus/protocol developed by Philips. SMBus is a subset of the I²C bus/protocol and was developed by Intel. Implementations of the I²C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Alert on LAN is a result of the Intel-IBM Advanced Manageability Alliance and a trademark of IBM

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation
www.intel.com
or call 1-800-548-4725

*Third-party brands and names are the property of their respective owners.

Copyright © Intel Corporation 2000



Contents

Revision History	5
Preface	6
1. Introduction:	7
1.1. Intel® Pentium® III Processor for the PGA370 Socket – Layout Guidelines	7
1.1.1. 100/133MHz System Bus (Uni-Processor Configuration).....	7
1.1.2. 100/133MHz System Bus (Dual-Processor Configuration).....	11
1.1.3. Intel® 820 Chipset (PGA370) Processor Checklist.....	12
1.1.4. Motherboard Layout Rules for AGTL+ Signals	16
1.1.5. Motherboard Layout Rules for Non-AGTL+ (CMOS) Signals	17
1.1.6. SMI# Layout Guidelines (Uni-Processor).....	18
1.1.7. SMI# Layout Guidelines (Dual-Processor).....	18
1.1.8. Processor Thermal Diode (THRMDP and THRMDN).....	19
1.1.9. Additional Host Bus Guidelines.....	20
1.1.10. Decoupling Guidelines for Intel® 820 Chipset/PGA370 Designs	20
1.1.11. VREF Implementation	21
1.1.12. CLKREF Circuit Implementation	21
1.1.13. On-die Rtt Considerations	22
1.1.14. Connecting RESET# and RESET2# on a PGA370 Design (Uni-processor)....	22
1.1.15. Connecting RESET# and RESET2# on a PGA370 Design (Dual Processor)..	23
1.1.16. Debug Port Requirements.....	24
1.1.17. Processor PLL Filter Recommendations.....	25
1.1.18. Filter Specification	27
1.1.19. Power Delivery Guidelines for PGA370 Designs	28
1.1.20. Clock Routing Guidelines for PGA370 Designs.....	29
1.1.21. PGA370 Thermal Considerations	30
1.1.22. PGA370 EMI Considerations	32
2. RIMM – Uni-Processor FCPGA Reference Schematics	33

Figures

Figure 1: Intel® Pentium® III processor FCPGA (Uni-Processor Configuration)	8
Figure 2: Chipset Termination Example (Bottom Side)	9
Figure 3: Chipset Termination Example (Component Side)	10
Figure 4: Intel® Pentium® III Processor FCPGA (Dual-Processor Configuration)	11
Figure 5: TCK/TMS Implementation Example for DP Designs	16
Figure 6: SMI# Routing Guidelines (Uni-Processor)	18
Figure 7: SMI# Routing Guidelines (Dual Processor)	19
Figure 8: Routing for THRMDP and THRMDN	19
Figure 9: Capacitor Placement on the Motherboard	20
Figure 10: Vref Decoupling	21
Figure 11: Examples for CLKREF Divider Circuit	22
Figure 12: AGTL+ Reset Schematic for PGA370 Designs	23
Figure 13: AGTL+ Reset for DP Intel® 820 Chipset Based Designs	24
Figure 14: TAP Connector Comparison	25
Figure 15: PLL Filter Topology	25
Figure 16: Example PLL Filter Using a Discrete Resistor	27
Figure 17: Example PLL Filter Using a Buried Resistor	27
Figure 18: Filter Specification	28
Figure 19: Intel® 820 Chipset / FCPGA Clock Routing Guidelines (Uni-Processor Configuration)	29
Figure 20: Intel® 820 Chipset / FCPGA Clock Routing Guidelines (Dual Processor Configuration)	30
Figure 21: Heat Sink Volumetric Keep Out Regions	31
Figure 22: Motherboard Component Keep Out Regions	32

Tables

Table 1: Segment Descriptions and Lengths for Figure 1	8
Table 2: Segment Descriptions and Lengths for Figure 4	11
Table 3: Routing Guidelines for Non-AGTL+ Signals	18
Table 4: Resistor Values for CLKREF Divider (3.3V Source)	22
Table 5: Component Recommendations – Inductor	26
Table 6: Component Recommendations - Capacitor	26
Table 7: Component Recommendations - Resistor	26



Revision History

Rev.	Description	Date
-001	<ul style="list-style-type: none">• Initial Release	February, 2000
-002	<ul style="list-style-type: none">• Some uni-processor pins changed to ground• Updated trace lengths for Non-AGTL+ Signals• Updated keep-out area requirements for certain processors	April, 2000

Preface

This document is an update to the guidelines contained in the Intel® 820 Chipset Platform Design Guide Revision 1.0 (Order Number: 290631-00x).

1. Introduction:

The Intel® Pentium® III processor in the FC-PGA package is the next member of the P6 family, in the Intel® IA-32 processor line. The processor uses the same core and offers the same performance as the Intel® Pentium® III processor S.E.C.C. 2 processor, but utilizes a new package technology called flip-chip pin grid array, or FC-PGA. This package utilizes the same 370-pin zero insertion force socket (PGA370) used by the Intel® Celeron™ processor. Thermal solutions are attached directly to the back of the processor core package without the use of a thermal plate or heat spreader.

1.1. Intel® Pentium® III Processor for the PGA370 Socket – Layout Guidelines


The Intel® Pentium® III processor for the PGA370 socket is the next generation Intel® Pentium® III processor. The differences between the PGA370 and SECC2 design implementations are detailed in this addendum. The PGA370 design requires additional termination at the chipset for the AGTL+ signals. In addition, the platform power delivery requirements are different for the PGA370 design compared to the SECC2 design. AGTL+ layout considerations detailed in the Intel® 820 Chipset Design Guide still apply to FC-PGA designs (including ground referencing the AGTL+ signals).

1.1.1. 100/133MHz System Bus (Uni-Processor Configuration)

The following layout guidelines support platform designs with the Intel® Pentium® III processor for the PGA370 socket and the Intel® 820 chipset.

The recommended solution covers system bus speeds of 100 MHz and 133 MHz. The solution proposed in this section requires the motherboard design to terminate the AGTL+ system bus at the chipset. The additional termination at the chipset improves signal integrity by reducing reflections from the MCH.

First, determine the approximate location of the processor and the chipset on the motherboard. An example topology is shown in the Figure 1. Table 1 provides segment descriptions and length recommendations for the topology shown. The end of a segment length is defined at the pin of a device or component. Refer to section 1.1.20 for clock routing guidelines. Figure 2 and Figure 3 show an example of routing the chipset termination.



Intel® Pentium® III processor: CPU_Rtt = 62 Ω +/- 15% on processor die
 CS_Rtt: Chipset Termination to Vtt = 62 Ω +/- 2%
 L1: Chipset Stub - Length to termination stub
 L2: Termination Length
 L3: Motherboard Trace Length
 L(1,2,3): Zo = 60 Ω +/- 15%

Figure 1: Intel® Pentium® III processor FCPGA (Uni-Processor Configuration)

Segment	Description	Min Length (inches)	Max Length (inches)
L1	Chipset Stub Length	0.50	0.85
L2	Chipset Termination Length	0.00	0.50
L3	Motherboard Trace Length	2.50	4.50

Table 1: Segment Descriptions and Lengths for Figure 1

The resistor packs are on the component side of the motherboard. They are shown in Figure 2 to indicate their relative location to the MCH. The AGTL+ signals are routed on the bottom layer for this example.




Figure 2: Chipset Termination Example (Bottom Side)

The blue line indicates the cut in the power layer. Ground referencing is required for the AGTL+ signals.




Figure 3: Chipset Termination Example (Component Side)

1.1.2. 100/133MHz System Bus (Dual-Processor Configuration)

The following layout guidelines support platform designs with the Intel® Pentium® III processor for the PGA370 socket and the Intel® 820 chipset. The recommended solution covers system bus speeds of 100 MHz and 133 MHz

First, determine the approximate location of the processors and the chipset on the motherboard. Table 2 provides segment descriptions and length recommendations for the topology shown in Figure 4. The end of a segment length is defined at the pin of a device or component. Refer to section 1.1.20 for clock routing guidelines

CPU stub lengths of the same net (CPUlen in Figure 4) must be length matched within 25mils (+/- 12.5 mils).

The AGTL+ signals should be routed as 5 mil traces on 15 mil spacing with a manufacturing tolerance of 60 Ω +/- 10%.




Figure 4: Intel® Pentium® III Processor FCPGA (Dual-Processor Configuration)

Parameter	Minimum	Maximum
CPUlen	2.5 inches	3.5 inches
CSlen	2.25 inches	2.5inches

Table 2: Segment Descriptions and Lengths for Figure 4

1.1.3. Intel® 820 Chipset (PGA370) Processor Checklist

This checklist supports Intel® Pentium® III processors utilizing the FC-PGA package.

AGTL+	CPU PIN CONNECTION – CPU0 (Uni-Processor Configuration)	CPU PIN CONNECTION – CPU1 (Dual-Processor Configuration)
A[35:3]#	Connect to MCH (A[31:3]#) and terminate to Vtt with 62 ohms (+/- 2%). Leave A[35:32]# as N/C (not supported by chipset)	Connect A[31:3]# to second processor. Termination is not required. Leave A[35:32]# as N/C.
ADS#	Connect to MCH and terminate to Vtt with 62 ohms (+/- 2%)	Connect to MCH and both processors, termination is not required.
AERR#	Leave as N/C (not supported by chipset)	Leave as N/C
AP[1:0]#	Leave as N/C (not supported by chipset)	Leave as N/C
BERR#	Leave as N/C (not supported by chipset)	Leave as N/C
BINIT#	Leave as N/C (not supported by chipset)	Leave as N/C
BNR#	Connect to MCH and terminate to Vtt with 62 ohms (+/- 2%)	Connect to MCH and both processors, termination is not required.
BP[3:2]#	Leave as N/C	Leave as N/C
BPM[1:0]	Leave as N/C	Leave as N/C
BPR1#	Connect to MCH and terminate to Vtt with 62 ohms (+/- 2%)	Connect to MCH and both processors, termination is not required.
BR0#	Pull-down to GND with 10Ω resistor	For arbitration ID, tie BR0# of CPU0 to BR1# of CPU1 and tie BR1# of CPU0 to BR0# of CPU1. Refer to the Intel® 820 Chipset Design Guide for additional information (Order Number 290631-00x).
BR1#	Leave as N/C	
D[63:0]#	Connect to MCH and terminate to Vtt with 62 ohms (+/- 2%)	Connect to MCH and both processors, termination is not required.
DBSY#	Connect to MCH and terminate to Vtt with 62 ohms (+/- 2%)	Connect to MCH and both processors, termination is not required.
DEFER#	Connect to MCH and terminate to Vtt with 62 ohms (+/- 2%)	Connect to MCH and both processors, termination is not required.
DEP[7:0]#	Leave as N/C	Leave as N/C
DRDY#	Connect to MCH and terminate to Vtt with 62 ohms (+/- 2%)	Connect to MCH and both processors, termination is not required.
HIT#	Connect to MCH and terminate to Vtt with 62 ohms (+/- 2%)	Connect to MCH and both processors, termination is not required.
HITM#	Connect to MCH and terminate to Vtt with 62 ohms (+/- 2%)	Connect to MCH and both processors, termination is not required.
LOCK#	Connect to MCH and terminate to Vtt with 62 ohms (+/- 2%)	Connect to MCH and both processors, termination is not required.
REQ[4:0]#	Connect to MCH and terminate to Vtt with 62 ohms (+/- 2%)	Connect to MCH and both processors, termination is not required.



AGTL+	CPU PIN CONNECTION – CPU0 (Uni-Processor Configuration)	CPU PIN CONNECTION – CPU1 (Dual-Processor Configuration)
RESET#	86 ohm pullup to Vtt tied to 22 ohm series resistor to a 10 pF cap to ground, connect to MCH and connect to ITP (RESET#) with 240Ω series resistor. MCH requires an 86 ohm pullup to Vtt. Refer to Figure 12.	Connect CPU0 to Vtt or Vcmos with 56ohm +/-5% Connect CPU1 to Vtt or Vcmos with 56 ohm +/-5% tied to a 10 pF cap to ground, Refer to Figure 13.
RESET2#	Driven by same signal as RESET# (see Figure 12 for recommended topology)	For DP configurations, connect pin X4 (RESET2#) to ground on CPU0 and CPU1.
RP#	Leave as N/C (not supported by chipset)	Leave as N/C
RS[2:0]#	Connect to MCH and terminate to Vtt with 62 ohms (+/- 2%)	Connect to MCH and both processors, termination is not required.
RSP#	Leave as N/C (not supported by chipset)	Leave as N/C
TRDY#	Connect to MCH and terminate to Vtt with 62 ohms (+/- 2%)	Connect to MCH and both processors, termination is not required.

Note: The CMOS and TAP checklists below are specific to platforms using the Intel® 820 Chipset and the PGA370 Intel® Pentium® III processor. V_{TT} and V_{CC}_{CMOS} are the same voltage on an Intel® 820 chipset based platform.

CMOS	CPU PIN CONNECTION – CPU0 (Uni-Processor Configuration)	CPU PIN CONNECTION – CPU1 (Dual-Processor Configuration)
A20M#	150Ω pull-up to V _{CC} _{CMOS} or V _{TT} . Connect to ICH	Connect to 2 nd processor
FERR#	150Ω pull-up to V _{CC} _{CMOS} or V _{TT} . Connect to ICH	Connect to 2 nd processor
FLUSH#	150Ω pull-up to V _{CC} _{CMOS} or V _{TT} . (Not supported by the chipset)	Connect to 2 nd processor
IERR#	Leave as N/C (not supported by chipset)	Connect to 2 nd processor
IGNNE#	150Ω pull-up to V _{CC} _{CMOS} or V _{TT} . Connect to ICH	Connect to 2 nd processor
INIT#	150Ω pull-up to V _{CC} _{CMOS} or V _{TT} . Connect to ICH and FWH	Connect to 2 nd processor
LINT0/INT R	150Ω pull-up to V _{CC} _{CMOS} or V _{TT} . Connect to ICH	Connect to 2 nd processor
LINT1/NMI	150Ω pull-up to V _{CC} _{CMOS} or V _{TT} . Connect to ICH	Connect to 2 nd processor
PICD[1:0]	150Ω pull-up to V _{CC} _{CMOS} or V _{TT} . Connect to ICH	Two 300-330Ω pull ups to V _{CC} _{CMOS} or V _{TT} located at each end of the trace. Connect to CPU0 and CPU1.
PREQ#	Connect to ITP (PREQ0#) with 200-330Ω pull-up to V _{CC} _{CMOS} or V _{TT}	Connect to ITP (PREQ1) with 200-330Ω pull-up to V _{CC} _{CMOS} or V _{TT}
PWRGOOD	Connect to ICH (CPUPWRGD) with 150-330Ω pull-up to V _{CC} _{2.5}	Connect to 2 nd processor
SLP#	150Ω pull-up to V _{CC} _{CMOS} or V _{TT} . Connect to ICH	Connect to 2 nd processor

CMOS	CPU PIN CONNECTION – CPU0 (Uni-Processor Configuration)	CPU PIN CONNECTION – CPU1 (Dual-Processor Configuration)
SMI#	Connect the CPU to the 56Ω series resistor to 330Ω pull-up to V _{CCCMOS} or V _{TT} and 100pF to ground. Connect to ICH through 33Ω resistor. Refer to Figure 6.	Daisy chain to CPU0 with matching stub lengths. Refer to Figure 7.
STPCLK#	150Ω pull-up to V _{CCCMOS} or V _{TT} . Connect to ICH	Connect to 2 nd processor
THERMTRIP#	Connect to power-off logic or ASIC with 150Ω pull-up to V _{CCCMOS} or V _{TT} , or leave as N/C	Connect to 2 nd processor

TAP	CPU PIN CONNECTION – CPU0 (Uni-Processor Configuration)	CPU PIN CONNECTION – CPU1 (Dual-Processor Configuration)
PRDY#	Connect to ITP (PRDY0#) with 240Ω series resistor and 150Ω pull-up to V _{CCCMOS} or V _{TT} (series resistor needs to be placed next to the debug port with the termination resistor on the processor side)	Connect to ITP (PRDY1#) with 240Ω series resistor and 150Ω pull-up to V _{CCCMOS} or V _{TT} (series resistor needs to be placed next to the debug port with the termination resistor on the processor side)
TCK	Connect to ITP (TCK) with 47Ω series resistor and 1kΩ pull-up to V _{CCCMOS} or V _{TT}	Each processor should receive a separately buffered copy of TCK from the ITP. See Figure 5 for the recommended Bessel filter.
TDO	Connect to ITP (TDO) with 150Ω pull-up to V _{CCCMOS} or V _{TT}	Connect to ITP (TDI) with 200Ω pull-up to V _{CCCMOS} or V _{TT} .
TDI	Connect to ITP (TDI) with 200-330Ω pull-up to V _{CCCMOS} or V _{TT}	TDI of CPU0 is connected to the ITP (TDI). TDI of CPU1 is connected to TDO of CPU0. Pull-up both sets of TDI/TDO nets as described.
TMS	Connect to ITP (TMS) with 47Ω series resistor and 1kΩ pull-up to V _{CCCMOS} or V _{TT}	Each processor should receive a separately buffered copy of TMS from the ITP. See figure 5 for the recommended Bessel filter.
TRST#	Connect to ITP (TRST#) with ~680Ω pull-down to GND	Connect to 2 nd processor

CLOCK	CPU PIN CONNECTION – CPU0 (Uni-Processor Configuration)	CPU PIN CONNECTION – CPU1 (Dual-Processor Configuration)
BCLK	Connect to CK133 with 22-33Ω series resistor (based on clock driver characteristics) To reduce pin-to-pin skew, tie all host clock outputs together at the clock driver then route to the MCH and processors	Use separate BCLK from TAP and CPU0, or use ganged clock. Terminate as described. To reduce pin-to-pin skew, tie all host clock outputs together at the clock driver then route to the MCH and processors.
PICCLK	Connect to CK133 with 22-33Ω series resistor (based on driver characteristics)	Use separate PICCLK from CPU0. Terminate as described.

POWER /OTHER	CPU PIN CONNECTION – CPU0 (Uni-Processor Configuration)	CPU PIN CONNECTION – CPU1 (Dual-Processor Configuration)
BSEL0	Connect to ICH (VRMPWRGD) with 220Ω pull-up to 3.3V	Connect to 2 nd processor
BSEL1	Connect to CK133 (133/100#) with 220Ω pull-up to 3.3V and connect to MCH (HL10) with 8.2kΩ series resistor	Connect to 2 nd processor
CLKREF	Connect to 1.25V through a resistor divider using two 1% tolerant resistors (see Figure 11)	Connect the same as CPU0
CPUPRES#	Connect to PWRGOOD logic (to prevent system from powering up if no processor is present), GND, or leave as N/C If used, 1k–10kΩ pull-up to any voltage	Connect the same as CPU0
EDGCTRL	Leave as N/C	Leave as N/C
PLL1, PLL2	Connect to LC low pass filter (see Figure 15)	Connect the same as CPU0
RTTCTRL	Pull-down to GND with 62Ω ± 1% resistor	Pull-down to GND with 62Ω ± 1% resistor
SLEWCTRL	Pull-down to GND with 110Ω ± 1% resistor	Pull-down to GND with 110Ω ± 1% resistor
VCC _{1.5}	Connect to 1.5V regulator	Connect the same as CPU0
VCC _{2.5}	Leave as N/C	Leave as N/C
VCC _{CMOS}	Used as pull-up voltage source for CMOS signals between processor and chipset and for TAP signals between processor and ITP. Must have some decoupling (HF/LF) present. Decouple with a minimum of one 0.1μF capacitor	Connect the same as CPU0
VCC _{CORE}	Connect to VRM 8.4 voltage regulator and provide low and high frequency decoupling (see section 1.1.19)	Connect the same as CPU0
V _{COREDET}	Connect to PWRGOOD logic (to prevent system from powering up if an Intel® Celeron™ processor is installed), GND, or leave as N/C	Connect the same as CPU0
VREF	Connect to 1.0V through a resistor divider (75Ω ± 1% and 150Ω ± 1% resistors) to V _{TT} Decouple with a minimum of four 0.1μF capacitors placed within 500mils of VREF pins.	Connect the same as CPU0
VID[3:0]	Connect to core voltage regulator (may require 10kΩ pull-up if regulator does not have internal pull-ups) Optional override (jumpers, ASIC, etc) could be used for debug purposes May also connect to system monitoring device	Connect the same as CPU0

POWER /OTHER	CPU PIN CONNECTION – CPU0 (Uni-Processor Configuration)	CPU PIN CONNECTION – CPU1 (Dual-Processor Configuration)
V _{TT}	Connect to 1.5V regulator and provide high and low frequency decoupling. Connect all 15 V _{TT} pins on Intel® 820 chipset based designs. . In addition, tie RESERVED Pin G37 to V _{TT} for platforms using the Pentium III processor based on the cA2 stepping. Refer to the Pentium III processor specification update for stepping details.	Connect to 1.5V regulator and provide high and low frequency decoupling. Connect all 15 V _{TT} pins on Intel® 820 chipset based designs. In addition, tie RESERVED Pin G37 to V _{TT} for platforms using the Pentium III processor based on the cA2 stepping. Refer to the Pentium III processor specification update for stepping details. Reserved V _{tt} pins: AA33, AA35, AN21, E23, S33, U35, U37, X2
RESERVED	The following pins must be left as no-connects: AK30, F10, L33, N33, N35, N37, Q33, Q35, Q37, R2, W35, X2, and Y1 Note: In DP configurations, pin X2 is BR1# and needs to be connected to CPU1. Note: pins AJ3, AL1, and AN3 should now be connected to ground	The following pins must be left as no-connects: AK30, F10, L33, N33, N35, N37, Q33, Q35, Q37, R2, W35, and Y1




Figure 5: TCK/TMS Implementation Example for DP Designs

1.1.4. Motherboard Layout Rules for AGTL+ Signals

AGTL+ layout considerations detailed in the Intel® 820 Chipset Design Guide and the Intel® 820 Chipset Platform Design Guide Update 1.xx apply to PGA370 designs.

Special Considerations:

- 1) **Ground Reference**



It is strongly recommended that AGTL+ signals be routed on the signal layer next to the ground layer (referenced to ground). It is important to provide effective signal return path with low inductance. The best signal routing is directly adjacent to a solid GND plane with no splits or cuts. Eliminate parallel traces between layers not separated by a power or ground plane.

2) Reference Plane Splits

Splits in reference planes disrupt signal return paths and increase Overshoot/Undershoot due to significantly increased inductance. If signals must cross a split in a reference plane, add a decoupling capacitor to stitch the planes together to remove the discontinuity in the return path.

3) CPU Connector Breakout

It is strongly recommended that AGTL+ signals do not traverse multiple signal layers. Intel recommends breaking out all signals from the connector on the same layer. If routing is tight, breakout from the connector on the opposite routing layer over a ground reference and cross over to a main signal layer near the CPU connector.

Note: Following the above layout rules and the guidelines in the Intel® 820 Chipset Platform Design Guide are critical for AGTL+ signal integrity, particularly for the 0.18micron process technology

Failure to satisfy the special considerations listed above may cause severe SSO effects, including failures due to signal quality and timing violations.

1.1.5. Motherboard Layout Rules for Non-AGTL+ (CMOS) Signals

Non-AGTL+ (CMOS) Signals


Route these signals on any layer or any combination of layers.

Signal	Trace Width	Spacing to Other Traces	Trace Length
A20M#	5 mils	10 mils	1" to 9"
FERR#	5 mils	10 mils	1" to 9"
FLUSH#	5 mils	10 mils	1" to 9"
IERR#	5 mils	10 mils	1" to 9"
IGNNE#	5 mils	10 mils	1" to 9"
INIT#	5 mils	10 mils	1" to 9"
LINT[0] (INTR)	5 mils	10 mils	1" to 9"
LINT[1] (NMI)	5 mils	10 mils	1" to 9"
PICD[1:0]	5 mils	10 mils	1" to 9"
PREQ#	5 mils	10 mils	1" to 9"
PWRGOOD	5 mils	10 mils	1" to 9"
SLP#	5 mils	10 mils	1" to 9"
STPCLK	5 mils	10 mils	1" to 9"
THERMTRIP#	5 mils	10 mils	1" to 9"

Table 3: Routing Guidelines for Non-AGTL+ Signals

1.1.6. SMI# Layout Guidelines (Uni-Processor)

Designs should follow the additional guidelines in Figure 6 to reduce or eliminate the probability of a spurious SMI# assertion.



Parameter	Minimum	Maximum
CS stub	0.25"	1.5"
Rtt stub	0"	1.5"
CSlen	0.25"	10"
CPUlen1	0.25"	10"
CPUlen2	0.25"	10"

Parameter	Value	Tolerance
R1	330 Ω	+/- 5%
R2	33 Ω	+/- 5%
C1	100 pF	+/- 5%

Figure 6: SMI# Routing Guidelines (Uni-Processor)

1.1.7. SMI# Layout Guidelines (Dual-Processor)

Dual processor designs should follow the additional guidelines in Figure 7 to reduce or eliminate the probability of a spurious SMI# assertion.




Figure 7: SMI# Routing Guidelines (Dual Processor)

1.1.8. Processor Thermal Diode (THRMDP and THRMDN)

These traces (THRMDP and THRMDN) route the processor's thermal diode connections. The thermal diode operates at very low currents and may be susceptible to crosstalk. The traces should be routed close together to reduce loop area and inductance. Refer to Figure 8:




Figure 8: Routing for THRMDP and THRMDN

Rule

Length Equalization route these traces parallel +/- 0.5"

Layer route both on the same layer

1.1.9. Additional Host Bus Guidelines

Additional host bus layout guidelines detailed in the Intel® 820 Chipset Platform Design Guide 1.0 and the Intel® 820 Chipset Platform Design Guide Update 1.xx apply to PGA370 designs.

Special Considerations:

1) BREQ Pins

UP systems should pull BREQ0 to ground through a 10 ohm resistor. DP systems should implement the circuitry on pages 2-53 and 2-54 of the Intel® 820 Chipset Design Guide for arbitration ID strapping.

1.1.10. Decoupling Guidelines for Intel® 820 Chipset/PGA370 Designs

These are preliminary decoupling guidelines for PGA370 designs and are estimated to meet VRM 8.4 V1.5 motherboard guidelines. Do not share vias on decoupling capacitors, and provide more than one via per decoupling capacitor.

1. V_{CC}_CORE Decoupling Design

- Ten or more 4.7uF capacitors in 1206 packages. Ceramic X7R capacitors are recommended. All capacitors should be placed within the PGA370 socket cavity and mounted on the primary side of the motherboard. The capacitors are arranged to minimize the overall inductance between V_{CC}_CORE/V_{SS} power pins. Examples are as shown in Figure 9 below and Figure 2 on page 7.




Figure 9: Capacitor Placement on the Motherboard

2. V_{TT} Decoupling Design

For I_{tt} = 3.0A (max).

- Nineteen - 0.1uF capacitors in 0603 packages placed within 200 mils of AGTL+ termination R-pack's, minimum of one capacitor for every two R-packs. These capacitors are shown on the exterior of the MCH in Figure 2. Ceramic X7R capacitors are recommended.

3. Vref Decoupling Design

- Four - 0.1uF capacitors in 0603 packages placed near Vref pins (within 500 mils). Ceramic X7R capacitors are recommended.

1.1.11. VREF Implementation

The Vref input pins supply the AGTL+ reference voltage, which is $2/3$ of V_{TT} . Vref should be generated with one voltage divider between the MCH and the processor for all Vref pins. It is recommended that Vref be decoupled with a minimum of six 0.1uF capacitors. Four of the 0.1uF should be placed within 500 mils of the processor input pins (minimum of one capacitor per processor Vref pin). Refer to Figure 10.




Figure 10: Vref Decoupling

1.1.12. CLKREF Circuit Implementation

The CLKREF input, utilized by the Intel® Pentium® III processor for the PGA370 socket, requires a 1.25V source. It can be generated from a voltage divider on the $V_{cc}2.5$ or $V_{cc}3.3$ sources utilizing 1% tolerance resistors. A .47uF or larger decoupling capacitor is required on this input. See Figure 11: and Table 4 for example CLKREF circuits. Do not use V_{TT} as the source for this reference!




Figure 11: Examples for CLKREF Divider Circuit

R1 (Ω)	R2 (Ω)	CLKREF Voltage (V)
182	110	1.243
301	182	1.243
374	221	1.226
499	301	1.242

Table 4: Resistor Values for CLKREF Divider (3.3V Source)

[All of the combinations in Table 4 are valid]


1.1.13. On-die R_{tt} Considerations

The Intel® Pentium® III processor for the PGA370 has variable on-die termination resistors that terminate the AGTL+ bus at the processor. The value of the resistor can be varied via the RTTCTRL pin found on the PGA370 socket. The value of the pull-down on the RTTCTRL pin will set the value of the on-die R_{tt}. For Intel® 820 chipset designs, the recommended RTTCTRL pulldown resistor is 62 ohms +/- 1%. Please refer to the Intel® Pentium® III Processor for the PGA370 Socket at 500E MHz and 550EMHz datasheet for additional information on the RTTCTRL pin functionality.

1.1.14. Connecting RESET# and RESET2# on a PGA370 Design (Uniprocessor)

Uniprocessor PGA370 designs must route the AGTL+ reset signal from the chipset to two pins on the processor as well as to the debug port connector. This reset signal is connected to pins AH4 (RESET#) and X4 (RESET2#) at the PGA370 socket. Finally, the AGTL+ reset signal must always be terminated to V_{TT} on the motherboard. See Figure 12 below.

Designs which do not support the debug port will not utilize the 240 ohm series resistor or the connection of RESET# to the debug port connector. Note: The V_{TT} pull-up values are 86Ω per Figure 12.



Parameter	Minimum (in)	Maximum (in)
lenCS	0.5	1.5
lenITP	1	3
lenCPU	0.5	1.5
cs_rtt_stub	0.5	1.5
cpu_rtt_stub	0.5	1.5

Figure 12: AGTL+ Reset Schematic for PGA370 Designs

1.1.15. Connecting RESET# and RESET2# on a PGA370 Design (Dual Processor)

Reset2# (pin X4) should be connected to ground for Dual Processor designs. Reset# (pin AH4) should be connected per Figure 13 to prevent ringback.




Figure 13: AGTL+ Reset for DP Intel® 820 Chipset Based Designs

- R1 = 56 +/- 5% ohms
- C1 = 10pF +/- 5%
- 60 Ohm +/- 10% motherboard manufacturing impedance
- Place C1 as close to the trace as possible
- 5:15 trace width to spacing ratio
- **CPU stub lengths of the same net must be matched within 0.25"**

1.1.16. Debug Port Requirements

Due to the lower voltage technology employed with the FC-PGA processor, changes are required to support the debug port. Previously, the test access port (TAP) signals used 2.5V logic. This is the case with the Intel® Celeron™ processor in the PPGA package. FC-PGA processors utilize 1.5V logic levels on the TAP. As a result, a new debug port connector is to be used on *flexible* PGA370 designs. The new 1.5V connector is the mirror image of the older 2.5V connector. Either connector will fit into the same printed circuit board layout. The pin numbers change, as can be seen in Figure 14. Along with the new connector, an In-Target Probe (ITP) that is capable of communicating with the TAP at 1.5V logic levels is required.




Figure 14: TAP Connector Comparison

See the specific processor datasheet for more information regarding the debug port.

1.1.17. Processor PLL Filter Recommendations

Intel® PGA370 processors have internal phase lock loop (PLL) clock generators which are analog in nature and require quiet power supplies to minimize jitter.

Topology

The general desired topology is shown in Figure 15. Not shown are parasitic routing and local decoupling capacitors. Excluded from the external circuitry are parasitics associated with each component.




Figure 15: PLL Filter Topology

Recommendation for Intel® Platforms

The following tables are examples of components that meet Intel’s recommendations, when configured in topology

Part Number	Value	Tol	SRF	Rated I	DCR (Typical)
TDK MLF2012A4R7KT	4.7uH	10%	35MHz	30mA	0.56Ω (1 Ω max)
Murata LQG21N4R7K00T1	4.7uH	10%	47MHz	30mA	0.7 Ω (+/-50%)
Murata LQG21C4R7N00	4.7uH	30%	35MHz	30mA	0.3 Ω max

Table 5: Component Recommendations – Inductor

Part Number	Value	Tolerance	ESL	ESR
Kemet T495D336M016AS	33uF	20%	2.5nH	0.225 Ω
AVX TPSD336M020S0200	33uF	20%	TBD	0.2 Ω

Table 6: Component Recommendations - Capacitor

Value	Tolerance	Power	Note
1 Ω	10%	1/16W	Resistor may be implemented with trace resistance, in which discrete R is not needed

Table 7: Component Recommendations - Resistor

To satisfy damping requirements, total series resistance in the filter (from VCC_CORE to the top plate of the capacitor) must be at least 0.35Ω. This resistor can be in the form of a discrete component, or routing, or both. For example, if the picked inductor has minimum DCR of 0.25Ω, then a routing resistance of at least 0.10Ω is required. Be careful not to exceed the maximum resistance rule (2Ω). For example, if using discrete R1 (1Ω ± 1%), the maximum DCR of the L (trace plus inductor) should be less than 2.0 - 1.1 = 0.9Ω, which precludes using some inductors and will set a max trace length.

Routing requirements:

- The capacitor (C) should be close (< .500”) to the PLL1 and PLL2 pins, < 0.1Ω per route.¹
- The PLL2 route should be parallel and next to PLL1 route (minimize loop area).
- The inductor (L) should be close to C; any routing resistance should be inserted between VCC_CORE and L.
- Any discrete resistor (R) should be inserted between VCC_CORE and L.

Other requirements:

- Use shielded type inductor to minimize magnetic pickup
- Filter should support DC current > 30mA

¹ These routes do not count towards the minimum damping R requirement.

- DC voltage drop from VCC to PLL1 should be $< 60\text{mV}$, which in practice implies series $R < 2\Omega$; also means pass band (from DC to 1Hz) attenuation $< 0.5\text{dB}$ for $VCC = 1.1\text{V}$, and $< 0.35\text{dB}$ for $VCC = 1.5\text{V}$.




Figure 16: Example PLL Filter Using a Discrete Resistor




Figure 17: Example PLL Filter Using a Buried Resistor

1.1.18. Filter Specification

The function of the filter is to protect the PLL from external noise through low-pass attenuation.

The low-pass specification, with input at VCC_CORE and output measured across the capacitor, is as follows:

- $< 0.2\text{dB}$ gain in pass band
- $< 0.5\text{dB}$ attenuation in pass band (see DC drop in next set of requirements)
- $> 34\text{dB}$ attenuation from 1MHz to 66MHz
- $> 28\text{dB}$ attenuation from 66MHz to core frequency

The filter specification is graphically shown in Figure 18.




Figure 18: Filter Specification

Note: for Figure 18:

- Diagram not to scale.
- No specification for frequencies beyond f_{core} .
- f_{peak} should be less than 0.05MHz.

1.1.19. Power Delivery Guidelines for PGA370 Designs

Intel® Pentium® III processor with FC-PGA designs utilize Dual Ended Termination (DET) which increases the current requirements of the V_{TT} regulator. Additional power concerns must be addressed in designing an Intel® 820 chipset based platform with FC-PGA processors. Refer to the Intel® Pentium® III processor datasheet for the latest information.

V_{CCCORE} (V_{CC_VID})

This should be connected to the VRM 8.4 voltage regulator with sufficient decoupling outlined in section 1.1.10. Current requirements will vary by configuration and frequency – refer to the Intel® Pentium® III processor datasheet for information pertaining to specific processors.

Additional considerations:

Follow VRM8.4 rev 1.6 or later for implementation details for the latest Intel® Pentium® III processor Icc requirements. Please consult with your voltage regulator vendor for limitations on their components. Please consult the Intel® Pentium® III datasheet for the latest Icc requirements.

V_{TT} and $V_{CC1.5}$

This should be connected to the 1.5V regulator with sufficient current capacity for dual ended termination and 1.5V power delivery to the processor. Previous requirements for V_{TT} on Intel® 820 Chipset designs were for single ended termination. V_{TT} should be connected to the same 1.5V regulator used for $V_{CC1.5}$.

Additional considerations:

It is required that V_{TT} and $V_{CC1.5}$ be held to 1.5V +/- 3% while the processor system bus is static. +/-3% is the required design target; +/-9% will come from the transient noise added. Total I_{TT} current requirements for both the chipset and the processor are approximately 5.4 Amps.

Distribute V_{TT} with a wide trace. A 0.050" minimum trace is recommended to minimize DC losses.

$V_{CC2.5}$

The Intel® Pentium® III processor for the PGA370 socket does not use this signal. Leaving the pin unconnected is recommended.

1.1.20. Clock Routing Guidelines for PGA370 Designs

1.1.20.1. Uni-Processor Configurations

Clock signals should be routed on .005" traces with a minimum of .015" between adjacent signals. A minimum of 0.020" spacing is recommended. The series resistor should be located as close to the clock driver as possible. The 10pF - 603 capacitor should be added as close to the resistor as possible. The clock trace length to the processor should be 3.54 inches shorter than the clock trace to the MCH. Refer to Figure 19.




Figure 19: Intel® 820 Chipset / FCPGA Clock Routing Guidelines (Uni-Processor Configuration)

1.1.20.2. Dual-Processor Configurations

Clock signals should be routed on .005" traces with a minimum of .015" between adjacent signals. A minimum of 0.020" spacing is recommended. The series resistor should be located as close to the clock driver as possible. The 10pF - 603 capacitor should be added as close to the resistor as possible. The clock trace length to each processor should be 2.40 inches shorter than the clock trace to the MCH. Refer to Figure 20.




Figure 20: Intel® 820 Chipset / FCPGA Clock Routing Guidelines (Dual Processor Configuration)

1.1.21. PGA370 Thermal Considerations

Refer to the Intel® Pentium® III processor datasheet for the latest thermal considerations for PGA370 designs. The Intel® Pentium® III processor datasheet can be found at: <http://developer.intel.com/design/PentiumIII/datashts/>

The current keep-out requirements are detailed below. Figure 21 shows the system component keep-out volume above the socket connector required for the reference design thermal solution for high frequency FCPGA processors. This keep-out envelope provides adequate room for the heat sink, fan and attach hardware under static conditions as well as room for installation of these components on the socket.

Figure 22 shows component keep-outs on the motherboard required to prevent interference with the reference design thermal solution. Note portions of the heat sink and attach hardware hang over the motherboard.

Adhering to these keep-out areas will ensure compatibility with Intel boxed processor products and Intel enabled third party vendor thermal solutions for FCPGA processors. While the keep-out requirements should provide adequate space for the reference design thermal solution, systems integrators should check their vendor to ensure their specific thermal solutions fit within their specific system designs. Please ensure that the thermal solutions under analysis comprehend the specific thermal design requirements for higher frequency Pentium® III processors.

While thermal solutions for lower frequency FCPGA processors may not require the full keep-out area, larger thermal solutions will be required for higher frequency processors and failure to adhere to the guidelines will result in mechanical interference.




Figure 21: Heat Sink Volumetric Keep Out Regions




Figure 22: Motherboard Component Keep Out Regions

1.1.22. PGA370 EMI Considerations

Intel recommends that customers implement EMI Heatsink ground pads on any platform under development that will support Intel® Pentium® III processors. This recommendation provides the ability to utilize Heatsink Grounding should it become necessary to pass EMI emission regulations. Completed designs that do not implement the EMI Ground Pads should consider implementing them in a future board spin as a contingency plan for supporting high frequency processors. Depending upon the platform emission characteristics, platform/processor compatibility, platform lifetime, etc., Heatsink Grounding may not be required and, therefore, OEMs should make the decision to implement the ground pads based upon their specific platform design characteristics and needs. Please refer to the *Intel® Pentium® III Processor Based Platforms and Heatsink Grounding* application note for additional information.

2. *RIMM – Uni-Processor FCPGA Reference Schematics*

INTEL(R) 820 CHIPSET UNIPROCESSOR CUSTOMER REFERENCE SCHEMATICS REV B (FCPGA PROCESSOR)

Title	Page
Cover Sheet	1
Block Diagram	2
Processor Socket	3, 4
Clock Synthesizer	5
MCH	6, 7
ICH	8, 9
FWH	10
RIMM Sockets	11
Super I/O	12
Audio	13, 14
Audio/Modem Riser	15
LAN	16, 17
System	18
AGP Connector	19
PCI Connectors	20, 21
IDE Connectors	22
USB Connectors	23
Parallel Port	24
Serial Ports	25
Keyboard/Mouse/Floppy Ports	26
Game Port	27
VRM	28
Voltage Regulators	29, 30
Power Connector	31
PCI/AGP Pullups/Pulldowns	32
Rambus Termination	33
AGTL+ Termination	34
Decoupling	35, 36
Revision History	37

Note that these schematics are preliminary and are subject to change.

THESE SCHEMATICS ARE PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF PROPOSAL, SPECIFICATION OR SAMPLES.


Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice.

The Intel 82820 chipset may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.


Intel may make changes to specifications and product descriptions at any time, without notice.

Copyright © Intel Corporation 1999.

*Third-party brands and names are the property of their respective owners.

TITLE: INTEL(R) 820 CHIPSET - FCPGA REFERENCE BOARD		REV:
 PCD PLATFORM DESIGN 5800 PLANKLE PTL ROOM FOLSOM, CALIFORNIA 95830		10
DRAWN BY:	PROJECT:	
LAST REVISED: 4-6-2000 9:23	SHEET:	1 OF 37

Block Diagram



Device Table

REFERENCE DESIGNATOR	DEVICE TYPE	GATES USED	SHEET NUMBER
U20	74LVC06A	A, B, C	31
U14	74LVC07A	A, B, C	18, 29
U19	74LVC07A	A, C, D	18, 22
U3	74LVC08A	A, B	15, 31
U15	74LVC14a	A, B, C, D	31
U18	74LS132	B, C	29, 31
U13	82820 (ICH)		8, 9
U10	82820 (MCH)		6, 7
U5	82559		16
U8	93C46A		16
U2	AD1881		13
U11	CK133		5
U12	DRCG		5
U16	FWH		10
U4, U6	GD75232		25
U1	LM4880		14
U17	LPc47B27X		12
U9	ADM1021		3
U7	TPS2042		23

TITLE: INTEL(R) 820 CHIPSET - FCPGA REFERENCE BOARD
 BLOCK DIAGRAM
 PCD PLATFORM DESIGN
 800 FRANKLIN CTR ROAD
 FOLSOM, CALIFORNIA 95630

REV: 10
 PROJECT: 4-6-2000 921
 SHEET: 2 OF 37

REV: 10
 PROJECT: 4-6-2000 921
 SHEET: 2 OF 37

370-PIN SOCKET PART 1

HD#90	W1	HD#90
HD#89	W1	HD#89
HD#88	W1	HD#88
HD#87	W1	HD#87
HD#86	W1	HD#86
HD#85	W1	HD#85
HD#84	W1	HD#84
HD#83	W1	HD#83
HD#82	W1	HD#82
HD#81	W1	HD#81
HD#80	W1	HD#80
HD#79	W1	HD#79
HD#78	W1	HD#78
HD#77	W1	HD#77
HD#76	W1	HD#76
HD#75	W1	HD#75
HD#74	W1	HD#74
HD#73	W1	HD#73
HD#72	W1	HD#72
HD#71	W1	HD#71
HD#70	W1	HD#70
HD#69	W1	HD#69
HD#68	W1	HD#68
HD#67	W1	HD#67
HD#66	W1	HD#66
HD#65	W1	HD#65
HD#64	W1	HD#64
HD#63	W1	HD#63
HD#62	W1	HD#62
HD#61	W1	HD#61
HD#60	W1	HD#60
HD#59	W1	HD#59
HD#58	W1	HD#58
HD#57	W1	HD#57
HD#56	W1	HD#56
HD#55	W1	HD#55
HD#54	W1	HD#54
HD#53	W1	HD#53
HD#52	W1	HD#52
HD#51	W1	HD#51
HD#50	W1	HD#50
HD#49	W1	HD#49
HD#48	W1	HD#48
HD#47	W1	HD#47
HD#46	W1	HD#46
HD#45	W1	HD#45
HD#44	W1	HD#44
HD#43	W1	HD#43
HD#42	W1	HD#42
HD#41	W1	HD#41
HD#40	W1	HD#40
HD#39	W1	HD#39
HD#38	W1	HD#38
HD#37	W1	HD#37
HD#36	W1	HD#36
HD#35	W1	HD#35
HD#34	W1	HD#34
HD#33	W1	HD#33
HD#32	W1	HD#32
HD#31	W1	HD#31
HD#30	W1	HD#30
HD#29	W1	HD#29
HD#28	W1	HD#28
HD#27	W1	HD#27
HD#26	W1	HD#26
HD#25	W1	HD#25
HD#24	W1	HD#24
HD#23	W1	HD#23
HD#22	W1	HD#22
HD#21	W1	HD#21
HD#20	W1	HD#20
HD#19	W1	HD#19
HD#18	W1	HD#18
HD#17	W1	HD#17
HD#16	W1	HD#16
HD#15	W1	HD#15
HD#14	W1	HD#14
HD#13	W1	HD#13
HD#12	W1	HD#12
HD#11	W1	HD#11
HD#10	W1	HD#10
HD#9	W1	HD#9
HD#8	W1	HD#8
HD#7	W1	HD#7
HD#6	W1	HD#6
HD#5	W1	HD#5
HD#4	W1	HD#4
HD#3	W1	HD#3
HD#2	W1	HD#2
HD#1	W1	HD#1




VCCVID;B26,C3,AK2,AF2,AB2,T2,P2,K2,F4,E5,AM4,AE5,AA5,W5,S5,N5,J5,F2,D6,B6
 VCCVID;AM8,AJ9,E9,B10,AM12,AJ13,E13,B14,AM16,AJ5,AJ17,E17,B18,AM20,AJ21,D20,F22
 VCCVID;AM24,AJ25,D24,F26,AM28,AJ29,D28,AK34,F30,B30,AM32,AH32,Z32,V32,R32
 VCCVID;M32,H32,AF34,AB34,X34,T34,P34,K34,F34,B34,AH36,B22,V36,R36,H36,D36,D32
 VCCVID;AD32,AH24,F14,K32,AA37,Y35

VTT1_5;AH20,AK16,AL21,AN11,AN15,G35,AL13


GND;AM34,AH2,AD2,Z2,V2,M2,D18,H2,D2,AL3,AK4,AG5,AC5,U5,U5,Q5,L5,G5,D4,B4
 GND;AM6,AJ7,E7,B8,AM10,AJ11,E11,B12,AM14,AJ15,E15,B16,AM18,AJ19,E19,F20,B20
 GND;AM22,AJ23,D22,F24,B24,AM26,AJ27,D26,F28,B28,AM30,D30,AF32,AB32,X32,T32
 GND;P32,F32,B32,AH34,AD34,Z34,V34,R34,M34,H34,D34,AK36,AF36,X36,T36,P36,K36
 GND;F36,A37,AC33,Y37,AJ3,AL1,AN3

HA#3	AK8	HA#3	HA#3
HA#4	AK9	HA#4	HA#4
HA#5	AK10	HA#5	HA#5
HA#6	AK11	HA#6	HA#6
HA#7	AK12	HA#7	HA#7
HA#8	AK13	HA#8	HA#8
HA#9	AK14	HA#9	HA#9
HA#10	AK15	HA#10	HA#10
HA#11	AK16	HA#11	HA#11
HA#12	AK17	HA#12	HA#12
HA#13	AK18	HA#13	HA#13
HA#14	AK19	HA#14	HA#14
HA#15	AK20	HA#15	HA#15
HA#16	AK21	HA#16	HA#16
HA#17	AK22	HA#17	HA#17
HA#18	AK23	HA#18	HA#18
HA#19	AK24	HA#19	HA#19
HA#20	AK25	HA#20	HA#20
HA#21	AK26	HA#21	HA#21
HA#22	AK27	HA#22	HA#22
HA#23	AK28	HA#23	HA#23
HA#24	AK29	HA#24	HA#24
HA#25	AK30	HA#25	HA#25
HA#26	AK31	HA#26	HA#26
HA#27	AK32	HA#27	HA#27
HA#28	AK33	HA#28	HA#28
HA#29	AK34	HA#29	HA#29
HA#30	AK35	HA#30	HA#30
HA#31	AK36	HA#31	HA#31
HA#32	AK37	HA#32	HA#32
HA#33	AK38	HA#33	HA#33
HA#34	AK39	HA#34	HA#34
HA#35	AK40	HA#35	HA#35
VID0	AM36	VID0	VID0
VID1	AL37	VID1	VID1
VID2	AL37	VID2	VID2
VID3	AL37	VID3	VID3
RS#0	AH26	RS#0	RS#0
RS#1	AH22	RS#1	RS#1
RS#2	AK28	RS#2	RS#2
REQ#0	AK18	REQ#0	REQ#0
REQ#1	AH16	REQ#1	REQ#1
REQ#2	AH18	REQ#2	REQ#2
REQ#3	AL19	REQ#3	REQ#3
REQ#4	AL17	REQ#4	REQ#4
DEP#0	C33	DEP#0	DEP#0
DEP#1	C31	DEP#1	DEP#1
DEP#2	A33	DEP#2	DEP#2
DEP#3	A31	DEP#3	DEP#3
DEP#4	E31	DEP#4	DEP#4
DEP#5	C29	DEP#5	DEP#5
DEP#6	E29	DEP#6	DEP#6
DEP#7	A29	DEP#7	DEP#7
RESV#10	U37	RESV#10	RESV#10
RESV#11	U35	RESV#11	RESV#11
RESV#12	S37	RESV#12	RESV#12
RESV#13	S33	RESV#13	RESV#13
RESV#14	E23	RESV#14	RESV#14
RESV#15	AN21	RESV#15	RESV#15
RESV#16	AA35	RESV#16	RESV#16
RESV#17	AA33	RESV#17	RESV#17



TITLE: INTEL(R) X20 CHIPSET - FCPGA REFERENCE BOARD	REV: 1.0
PROCESSOR CONNECTOR	PROJECT: 10
PCB PLATFORM DESIGN	DRAWN BY: 10
F30 PLATFORM DATA ROOM	LAST REVISED: 4-6-2000 9:21
F30SCH1 CALI ORNA 15830	SHEET: 3 OF 37

Clock Synthesizer



Provide at least one 0.1uF decoupling cap per power pin.

Keep status on unused outputs as short as possible.
The CPUCLK and MCHCLK outputs together.

VDD1 pin on DRCG should be decoupled at the component with a 0.1uF cap.
CLKTM and CLKTM# RC network must use 5% or better tolerance components.


HOST	JP13	JP18
BUS/RAW BUS	2-3	OUT
100/300	OUT	
100/400	OUT	
133/400	2-3	OUT
GPO CNTRL*	1-2	OUT

SPrd Spect	JP14
Enabled*	IN
Disabled	OUT

SEL133/100#	JP15	JP17	Function
0	IN	IN	All outputs Tri-State
0	IN	OUT	Reserved
0	OUT	IN	Active 100MHz, 48MHz PLL inactive
1	OUT	OUT	Active 100MHz, 48MHz PLL active
1	IN	IN	Reserved
1	OUT	IN	Active 133MHz, 48MHz PLL inactive
1	OUT	OUT	Active 133MHz, 48MHz PLL active

All jumpers may not be required, but are included for test purposes.

MCH



VCC1_8,D4,E6,F6,G6,E7,R6,R7,E8,E9,D10,D11,E12
 VCC1_8,E13,E14,F14,T14,E15,P15,B17,C17,C19
 VDDQ:F15,R15,J17,L17,N17,T17
 GND:A1,A3,G3,J3,L3,N3,R3,V3,B4,D5,L5,U5,B6,D6,D7,V7,B8,D8
 GND:D9,J9,K9,L9,M9,V9,B10,K10,L10,M10,C11,J11,K11,L11
 GND:M11,V11,C12,D12,J12,K12,L12,M12,B13,D13,V13,T13,D14
 GND:B15,D15,B16,D16,E16,F16,A17,E18,V18,A19,H19,K19,M19
 GND:P19,T19,D20



HUBREF E20
 AGREF U14
 RAMREF R E10
 RAMREF A E11
 CTLREF V12
 CTLREF A C3
 CPUINST# P4
 ADS# D2
 BNR# B1
 BPRM# G1
 DBSY# D1
 DEFER# F2
 DROY# F1
 HIT# D3
 HTM# E1
 HLOCK# E3
 HTRDY# F4
 RS90 E5
 RS91 C1
 RS92 E2
 R940 F4
 R941 G4
 R942 H4
 R943 I4
 R944 J4
 R945 K4
 R946 L4
 R947 M4
 R948 N4
 R949 P4
 R950 Q4
 R951 R4
 R952 S4
 R953 T4
 R954 U4
 R955 V4
 R956 W4
 R957 X4
 R958 Y4
 R959 Z4
 R960 AA
 R961 AB
 R962 AC
 R963 AD
 R964 AE
 R965 AF
 R966 AG
 R967 AH
 R968 AI
 R969 AJ
 R970 AK
 R971 AL
 R972 AM
 R973 AN
 R974 AO
 R975 AP
 R976 AQ
 R977 AR
 R978 AS
 R979 AT
 R980 AU
 R981 AV
 R982 AW
 R983 AX
 R984 AY
 R985 AZ
 R986 BA
 R987 BB
 R988 BC
 R989 BD
 R990 BE
 R991 BF
 R992 BG
 R993 BH
 R994 BI
 R995 BJ
 R996 BK
 R997 BL
 R998 BM
 R999 BN
 R1000 BO

VCC1_8
 VCC1_5
 VDDQ
 TESTGRCOMP
 GRCOMP

Place MCH_AGPREF circuit near the MCH.

MCH1_096

19 ←	GAD0(10)	GAD00	E17	G_AD0
		GAD01	G18	G_AD1
		GAD02	G17	G_AD2
		GAD03	G19	G_AD3
		GAD04	G18	G_AD4
		GAD05	G20	G_AD5
		GAD06	H17	G_AD6
		GAD07	H18	G_AD7
		GAD08	J20	G_AD8
		GAD09	J18	G_AD9
		GAD10	K17	G_AD10
		GAD11	K18	G_AD11
		GAD12	J18	G_AD12
		GAD13	L18	G_AD13
		GAD14	K20	G_AD14
		GAD15	L18	G_AD15
		GAD16	M17	G_AD16
		GAD17	P18	G_AD17
		GAD18	M18	G_AD18
		GAD19	P17	G_AD19
		GAD20	M18	G_AD20
		GAD21	P20	G_AD21
		GAD22	P16	G_AD22
		GAD23	R20	G_AD23
		GAD24	T20	G_AD24
		GAD25	R17	G_AD25
		GAD26	U17	G_AD26
		GAD27	T16	G_AD27
		GAD28	U18	G_AD28
		GAD29	T18	G_AD29
		GAD30	U20	G_AD30
		GAD31	U19	G_AD31




TITLE: INTEL(R) 8250 CHIPSET - FCPGA REFERENCE BOARD

REV. 10	PROJECT: 1
11-23-1989 9:22	SHEET: 7 OF 37
DRAWN BY: [Signature]	
LAST REVISED: [Signature]	
PCB PLATFORM DESIGN	
F500 PLATFORM CTR. ROOM	
FOLSOM, CALIFORNIA 95630	
MCH	



ICH




TITLE: INTEL(R) 820 CHIPSET - FCPGA REFERENCE BOARD
 CH
 PCD PLATFORM DESIGN
 800 FRANKLIN CTR ROAD
 FOLSOM, CALIFORNIA 95630

REV: 10
 DRAWN BY: PROJECT:
 LAST REVISED: 12-7-1999, 15:41
 SHEET: 8 OF 37

Place HUBREF circuit between MCH and ICH
 HUBREF voltage = 0.9V +/- 2%

Place R238 less than 0.5" from the ICH using a 1.0 mil trace.

FWH







For drive side detection, stuff R304, R307. No stuff R305, R306.
For host side detection, stuff R304, R305, R306, R307.

TITLE: INTEL(R) 820 CHIPSET - FCPGA REFERENCE BOARD	
REV: 1.0	DRAWN BY:
FW H	PROJECT:
PCB PLATFORM DESIGN	
820 FRANKLIN PDA BOARD	
FOLSOM, CALIFORNIA 95830	
LAST REVISED: 11-10-1989, 8586	SHEET: 10 OF 37

AC'97 Audio

Stereo HP/Spkrt out




8 7 6 5 4 3 2 1

A B C D

TITLE: INTEL(R) 820 CHIPSET - FPCGA REFERENCE BOARD		REV: 1.0
AUDIO		DATE: 11-10-1999 8:56
PCB PLATFORM DESIGN		PROJECT: 14 OF 37
F050 CHROME DTM BOARD		SHEET: 14 OF 37
F050SCH1, CALIFORNIA 199830		
DRAWN BY: [Blank]		
LAST REVISED: 11-10-1999 8:56		



AC'97 Audio/Modem Riser




Audio Down	JP2
Enable*	1-2
Disable	2-3

TITLE: INTEL(R) 820 CHIPSET - FOPGA REFERENCE BOARD
 AUDIOMODEM RISER
 PCD PLATFORM DESIGN
 1900 PRAIRIE CITY ROAD
 FOLSOM, CALIFORNIA 95630


REV: 1.0
 PROJECT: PCD PLATFORM DESIGN
 SHEET: 15 OF 37

DRAWN BY:
 LAST REVISED:

LAN



82559 LAN	J17
Enable*	1-2
Disable	2-3



TITLE: INTEL(R) X80 CHIPSET - FPGAs REFERENCE BOARD

LAN

REV: 1.0

DRAWN BY: PCD PLATFORM DESIGN

PROJECT: 1900 PRAIRIE CITY ROAD


LAST REVISED: FOLSOM, CALIFORNIA 95630

11-16-1999 B.S.B

SHEET: 17 OF 37

8 7 6 5 4 3 2 1

System




Onboard Spkr	JP25
Enable*	2-3
Disable	1-2

Onboard LED indicates the standby well is on to prevent hot-swapping memory. For debug only.

TITLE: INTEL(R) 8250 CHIPSET - FCPGA REFERENCE BOARD	REV: 1.0
SYSTEM: PCD PLATFORM DESIGN	DRAWN BY: PROJECT:
8250 PLATFORM DATA ROOM	LAST REVISED: 11-10-1999 8:56
F0LS00M1 CALM 00M1 199830	SHEET: 18 OF 37


AGP Connector



TITLE: INTEL(R) 820 CHIPSET - PCPGA REFERENCE BOARD
 AGP CONNECTOR
 PCB PLATFORM DESIGN
 FOLSOM, CALIFORNIA 95830

REV: 10
 DRAWN BY: PROJECT:
 LAST REVISED: 11-10-1999 8:56
 SHEET: 19 OF 37


Parallel Port



TITLE: INTEL(R) 820 CHIPSET - FCPGA REFERENCE BOARD
 PARALLEL PORT
 PCB PLATFORM DESIGN
 800 PLATFORM DATA ROOM
 FOLSOM, CALIFORNIA 95630

REV: 0	PROJECT:
DRAWN BY:	SHEET:
LAST REVISED:	24 OF 37
11-10-1989 8:57	


Serial Ports



COM2 is a 25 pin header for a cabled port.

TITLE: INTEL(R) 8270 CHIPSET - FCPGA REFERENCE BOARD		REV: 0
SERIAL PORTS		PROJECT: 1
PCB PLATFORM DESIGN		DRAWN BY: 1
FOLSON, CALIFORNIA 95630		LAST REVISED: 11-10-1989 8:57
		SHEET: 25 OF 37

Keyboard/Mouse/Floppy




TITLE: INTEL(R) 820 CHIPSET - FPCGA REFERENCE BOARD		REV.:
KEYBOARD/MOUSE/FLOPPY		1.0
PCB PLATFORM DESIGN		PROJECT:
FOLSOM, CALIFORNIA 95630		SHEET:
DRAWN BY:		26 OF 37
LAST REVISED:		
11-10-1989 8:57		

8 7 6 5 4 3 2 1

A B C D

Game Port




TITLE: INTEL(R) 320 CHIPSET - FPGA REFERENCE BOARD		REV:
GAME PORT		1.0
PCD PLATFORM DESIGN		PROJECT:
1900 PRAIRIE CITY ROAD		SHEET:
FOLSOM, CALIFORNIA 95630		21 OF 37
DRAWN BY:	LAST REVISED:	

8 7 6 5 4 3 2 1


Voltage Regulators

VCC 5V DUAL VOLTAGE SWITCHER


The VCC5DUAL plane should not drive any logic components requiring 5V. It should be used only for further regulation of lower voltage power planes because the true voltage of VCC5DUAL will not remain constant. Reason of the FET is not negligible for large currents.



VTT 1.5 VOLTAGE REGULATOR




VCC 1.8 VOLTAGE REGULATOR




Place C311 at regulator.
Place C108 and C33 at R1MM termination

VCC2 5 VOLTAGE REGULATOR




VCC3_3SBY VOLTAGE REGULATOR




Route VR8 GND to VDDQ output caps and then via to ground.

AGP VDDQ VOLTAGE REGULATOR




TITLE: INTEL(R) 820 CHIPSET - FCPGA REFERENCE BOARD	REV: 1.0
VOLTAGE REGULATORS	PROJECT: 11-10-1989_857
PCB PLATFORM DESIGN	DRAWN BY: 29 OF 37
F030001 CPU ROOM	PROJECT: 11-10-1989_857
F030001 CPU ROOM 19830	SHEET: 29 OF 37
LAST REVISED: 11-10-1989_857	

Voltage Regulators




TITLE: INTEL(R) X20 CHIPSET - FCPGA REFERENCE BOARD		REV: 1.0
VOLTAGE REGULATORS		PROJECT: 11-10-1989_857
PCB PLATFORM DESIGN		SHEET: 30 OF 37
FOLSON, CALIFORNIA 95630		
INTel	DRAWN BY:	
	LAST REVISED:	

Rambus Termination




NOTE:
Use one 0.1uF cap per two RSL signals.




TITLE: INTEL(R) X20 CHIPSET - FCPGA REFERENCE BOARD		REV: 0
RAMBUS TERMINATION		PROJECT: 11-23-1989
PCB PLATFORM DESIGN		SHEET: 33 OF 37
F0LS0M1 CALI 08M 05830		
DRAWN BY:	LAST REVISED:	
11-23-1989	11/04	

Decoupling

MCH Decoupling




For chipset decoupling, use 0.1uF and 0.01uF decoupling capacitor at each corner of the device. If there is room, add 0.01uF capacitors in the middle of each quiet.




Place VDDO capacitors within 70 mils of outer balls of MCH.

ICH Decoupling



Decoupling



TITLE: INTEL(R) 820 CHIPSET - FCPGA REFERENCE BOARD		REV: 1.0
BULK DECOUPLING		PROJECT:
PCB PLATFORM DESIGN		DRAWN BY:
820 PLATFORM DATA ROOM		LAST REVISED:
FOLSOM, CALIF. 95630		11-23-1989 11:14
		SHEET:
		36 OF 37

Revision History

REVISION 1.0

Pgs 3, 4 Modified 82820 2-RIMM Rev C schematics by replacing SC242 with 370 FC-FGA socket
Changed to low voltage ITP connector.

Pg 34 Added 62 ohm pulldp resistor packs for AGTL+ termination.

TITLE: INTEL(R) 820 CHIPSET - FCPGA REFERENCE BOARD		REV:
REVISION HISTORY		1.0
PCB PLATFORM DESIGN		PROJECT:
800 PARKWAY CTR. ROOM		SHEET:
FOLSOM, CALIF 95630		37 OF 37
DRAWN BY:	LAST REVISED:	
	11-10-1989 8:55	