



# Intel<sup>®</sup> 815EG Chipset Platform for Use with Universal Socket 370

Design Guide Update

---

*March 2002*



Document Number: 298601-002



Information in this document is provided in connection with Intel® products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® 815E Chipset Family may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation

[www.intel.com](http://www.intel.com)

or call 1-800-548-4725

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2001, Intel Corporation



# Contents

Revision History .....	4
Preface.....	5
General Design Considerations .....	7
Schematic, Layout and Routing Updates.....	9
Documentation Changes.....	11



## Revision History

---

Rev.	Draft/Changes	Date
-001	Initial Release	December 2001
-002	Added Documentation Change #9, Changed Section 13.4.3, 3.3V/V5REF Sequencing	March 2002

# Preface

---

This Design Guide Update document is an update to the specifications and information contained in the *Intel® 815EG Chipset Platform for Use with Universal Socket 370 Design Guide*, September 4, 2001. This Design Guide Update may reference other documents listed in the following Affected Documents/Related Documents table. This document is a compilation of updates to the general design considerations; schematic, layout, and routing updates; and documentation changes. This document is intended for hardware system manufacturers and for software developers of applications, operating systems, and tools. The design guide (and this design guide update) is primarily targeted at the PC market segment and was first published in 2001. Those using this design guide and update should check for device availability before designing in any of the components included in this document.

Information types defined in the Nomenclature section of this document are consolidated into the public update document when the public document is first published. This update document contains a complete list of all known information types.

## Affected Documents

Document Title	Document Number
<i>Intel® 815EG Chipset Platform for Use with Universal Socket 370 Design Guide</i> , September 4, 2001	298301-001

## Related Documents

Document Title	Document Number
<i>Intel® 815 Chipset Family: 82815G/82815EG Graphics and Memory Controller Hub (GMCH) for Use with Universal Socket 370 Datasheet</i> , September 6, 2001	290714-001
<i>Intel® 82801BA (ICH2) I/O Controller Hub Datasheet</i>	290687-002

## Nomenclature

**General Design Considerations** include system level considerations that the system designer should account for when developing hardware or software products using the Intel® 815EP Chipset Platform for Use with Universal Socket 370.

**Schematic, Layout and Routing Updates** include suggested changes to the current published schematics or layout, including typos, errors, or omissions from the current published documents.

**Documentation Changes** include suggested changes to the current published design guide not including the above.

## Summary Table of Changes

### Codes Used in Summary Table

Doc: Document change or update that will be implemented.

Shaded: This item is either new or modified from the previous version of the document.

NO.	Plans	GENERAL DESIGN CONSIDERATIONS
		There are no General Design Considerations in this Design Guide Update revision.

NO.	Plans	SCHEMATIC, LAYOUT AND ROUTING UPDATES
		There are no Schematic, Layout and Routing Updates in this Design Guide Update revision.

NO.	Plans	DOCUMENTATION CHANGES
1	Doc	Added Section 10.3 Power_Supply PS_ON Considerations
2	Doc	Changed Section 14.4.12, RTC, Add SUSCLK to the Checklist
3	Doc	Changed Section 14.4.15, Power, Modify Checklist Recommendations for 5V_REF_SUS
4	Doc	Changed Section 13.4.3, 3.3V/V5REF Sequencing
5	Doc	Changed Figure 80, Trace Routing, in Section 11.9.2.1, General Trace Routing Considerations.
6	Doc	Changed Figure 75, RTC Power Well Isolation Control, in Section 11.8.6, Power Well Isolation Control Strap Requirements
7	Doc	Changed Table 32, Intel® CK-815 (2-DIMM) Clocks, in Section 12.1, 2-DIMM Clocking
8	Doc	Changed Table 33, Intel® CK-815 (3-DIMM) Clocks, in Section 12.2, 3-DIMM Clocking
9	Doc	Changed Section 13.4.3, 3.3V/V5REF Sequencing



## ***General Design Considerations***

---

There are no General Design Considerations in this Design Guide Update revision.



This page is intentionally left blank.





## ***Schematic, Layout and Routing Updates***

---

There are no Schematic, Layout and Routing Updates in this Design Guide Update revision.



This page is intentionally left blank.

## Documentation Changes

---

### 1. Added: Section 10.3 Power\_Supply PS\_ON Considerations

The following new section is added:

#### 10.3 Power\_Supply PS\_ON Considerations

- If a pulse on SLP\_S3# or SLP\_S5# is short enough (~ 10–100 mS) such that PS\_ON is driven active during the exponential decay of the power rails, a few power supplies may not be designed to handle this short pulse condition. In this case, the power supply will not respond to this event and never power back up. These power supplies would need to be unplugged and re-plugged to bring the system back up. Power supplies not designed to handle this condition must have their power rails decay to a certain voltage level before they can properly respond to PS\_ON. This level varies with affected power supply.
- The ATX spec does not specify a minimum pulse width on PS\_ON de-assertion, which means power supplies must be able to handle any pulse width. This issue can affect any power supply (beyond ATX) with similar PS\_ON circuitry. Due to variance in the decay of the core power rails per platform, a single board or chipset silicon fix would be non-deterministic (may not solve the issue in all cases).
- The platform designer must ensure that the power supply used with the platform is not affected by this issue.

### 2. Changed: Section 14.4.12, RTC, Add SUSCLK to the Checklist

Add the following as a new checklist item to Section 14.4.12, *RTC*:

SUSCLK	To assist in RTC circuit debug, route SUSCLK to a test point if it is unused.
--------	---

### 3. Changed: Section 14.4.15, Power, Modify Checklist Recommendations for 5V\_REF\_SUS

Change the second bullet in the Recommendations column of the 5V\_REF\_SUS to the following:

- V5REF\_SUS affects 5V-tolerance for all USB pins and can be connected to VccSUS3\_3 if ICH2 USB is not supported in the platform. If USB is supported, 5VREF\_SUS must be connected to 5V\_AUX, which remains powered during S5.

#### 4. **Changed: Section 12.4.3, 3.3V/V5REF Sequencing**


Change the second and third paragraphs of Section 12.4.3, *3.3V/V5REF Sequencing*, to the following:

This rule also applies to the stand-by rails. However, in most platforms the VccSus3\_3 rail is derived from the VccSus5 and therefore, the VccSus3\_3 rail will always come up after the VccSus5 rail. As a result, V5REF\_Sus will always be powered up before VccSus3\_3. In platforms that do not derive the VccSus3\_3 rail from the VccSus5 rail, this rule must be comprehended in the platform design.

As an additional consideration, during suspend the only signals that are 5V tolerant are USB pins (both over-current and data lines). If USB is not implemented in the system then V5REF\_SUS can be connected to the VccSus3\_3 rail. Otherwise when USB is supported, V5REF\_SUS must be connected to 5V\_AUX, which remains powered during S5.


#### 5. **Changed Figure 80, Trace Routing, in Section 11.9.2.1, General Trace Routing Considerations**

Figure 80. Trace Routing, in Section 11.9.2.1, General Trace Routing Considerations, is replaced with the following figure:



**6. Changed Figure 76, RTC Power Well Isolation Control, in Section 11.8.6, Power Well Isolation Control Strap Requirements**

Figure 76, RTC Power Well Isolation Control, is changed to the following:



**7. Changed Table 32, Intel® CK-815 (2-DIMM) Clocks, in Section 12.1, 2-DIMM Clocking**

The frequency entry for the 9 SDRAM clocks in Table 32, *Intel® CK-815 (2-DIMM) Clocks*, in Section 12.1, *2-DIMM Clocking*, is changed to “100/133 MHz”.

Also, the first bullet under Table 32 is changed to show “100/133 MHz.”

**8. Changed Table 33, Intel® CK-815 (3-DIMM) Clocks, in Section 12.2, 3-DIMM Clocking**

The frequency entry for the 9 SDRAM clocks in Table 33, *CK-815 (3-DIMM) Clocks*, in Section 12.2, *3-DIMM Clocking*, is changed to “100/133 MHz.”

**9. Changed Section 13.4.3, 3.3V/V5REF Sequencing**

The first paragraph in this section is changed to read:

V5REF is the reference voltage for 5V tolerance on inputs to the ICH2. V5REF must be powered up before Vcc3\_3, or after Vcc3\_3 within 0.7V. Also, V5REF must power down after Vcc3\_3, or before Vcc3\_3 within 0.7V. The rule must be followed in order to ensure the safety of the ICH2. If the rule is violated, internal diodes will attempt to draw power sufficient to damage the diodes from the Vcc3\_3 rail. Figure 97 shows a sample implementation of how to satisfy the V5REF/3.3V sequencing rule.