

# Intel 100MHz Pentium(R) II processor/440GX AGPset Dual-Processor Customer Reference Schematics Revision 1.0

TITLE	PAGE
COVER SHEET	1
BLOCK DIAGRAM	2
SLOT 1 CONNECTOR	3,4,5,6
CLK SYNTHESIZER	7
82443GX	8,9,10
FET SWITCHES	11,12
DIMM SOCKETS	13,14,15,16
PIIX4E	17,18
IOAPIC	19
ULTRA I/O	20
AGP CONNECTOR	21
PCI CONNECTORS	22,23
ISA CONNECTORS	24
IDE CONNECTORS	25
USB CONNECTORS	26
FLASH BIOS	27
PARALLEL	28
SERIAL/FLOPPY	29
KEYBOARD/MOUSE	30
VRM	31
POWER CONNECTOR	32
PROCESSOR BUS/CORE FREQ.	33
PCI/AGP PULL-UPS & PULL-DOWNS	34
ISA PULL-UPS	35
82443GX/DRAM DECOUPLING	36
BULK DECOUPLING	37
TERMINATION DECOUPLING	38
LM79	39
REVISION HISTORY	40

**\*\* Please note that these schematics are subject to change.**

THIS SCHEMATIC IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF PROPOSAL, SPECIFICATION OR SAMPLE.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.


Intel disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification. Intel does not warrant or represent that such use will not infringe such rights.


I2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol or the SMBus bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.


\*Third-party brands and names are the property of their respective owners.

Copyright \* Intel Corporation 1998


INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION 1900 PRAIRIE CITY RD. FM5-62 FOLSOM, CA 95630		
Title Intel 100MHz Pentium(R) II Processor/440GX AGPset Dual processor Cover Sheet		
Size A	Document Number Intel(R) 440GX AGPset	Rev 1.0
Date: Friday, October 30, 1998	Sheet 1 of 40	







INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM-62		
FOLSOM, CA 95630		
Title FIRST SLOT 1 (PART II)		
Size Custom	Document Number Intel(R) 440GX AGPset	Rev 1.0
Date: Friday, October 30, 1998	Sheet 4	of 40




INTEL CORPORATION  
 PLATFORM COMPONENTS DIVISION  
 1900 PRAIRIE CITY RD. FM5-62  
 FOLSOM, CA 95630

Title		SECOND SLOT 1 (PART I)	
Size	Document Number	Rev	
Custom	Intel(R) 440GX AGPset	1.0	
Date:	Friday, October 30, 1998	Sheet	5 of 40



# CLOCK SYNTHESIZER




\*NOTE\* For power managed systems, the PIIX4E must be connected to PCICLK\_F of the CK100 which is a free running PCLK not affected by the assertion of PCISTOP#.

**STUFFING OPTION**  
 \*NOTE\* 10-15 pF caps to ground may be desirable to reduce the effects of EMI.

**DO NOT STUFF**  
 Stuffing option to enable the stopping of the CPUCLKs, PCICLKs, and the powerdown of the CK100. Please note that the resistors are not stuffed.

Stuffing option to enable Spread# function for possible EMI reduction.



**ITP\_JMP CONFIG**


TDO_JMP	TDI_JMP	CPU CONFIG
JP12	JP13	SINGLE CPU1
1 - 2	1 - 2	DUAL CPU
2 - 3	2 - 3	SINGLE CPU2

INTEL CORPORATION  
 PLATFORM COMPONENTS DIVISION  
 1900 PRAIRIE CITY RD. FM5-62  
 FOLSOM, CA 95630

Title: **CLOCK SYNTHESIZER**

Size: Custom | Document Number: Intel(R) 440GX AGPset | Rev: 1.0

Date: Friday, October 30, 1998 | Sheet: 7 of 40



**82443GX**  
492 BGA

SYSTEM INTERFACE

DRAM INTERFACE

**\*\*PLEASE NOTE\*\***  
These clock assignments may not be optimum.

\*The unused SDRAM clocks can be disabled using the SMBus interface.

\*\*Locate R398 close to CKBF and R399 close to 443GX.  
\*\*Locate "T" and cap close to GX.  
\*\* Please make DCLKREF trace length equal to 2.5" more than the DCLK outputs to the DIMMs. DCLK outputs to the DIMMs should all be the same recommended length.


Example: if DCLK[0-11] = 2.5"  
then DCLKREF = 2.5" + 2.5".

INTEL CORPORATION  
PLATFORM COMPONENTS DIVISION  
1900 PRAIRIE CITY RD. FM5-62  
FOLSOM, CA 95630

Title: 82443GX SYSTEM AND DRAM INTERFACES

Size	Document Number	Rev
Custom	Intel(R) 440GX AGPset	1.0
Date:	Friday, October 30, 1998	Sheet 8 of 40





**82443GX**  
492 BGA

PCI INTERFACE


AGP INTERFACE

PCI ARB & PWR MGT

**\*\* Note\*\*** Make the GCLKIN trace length 3.3" more than the GCLKOUT recommended trace length. Stub to tee should be 1" MAX.




**\*\*NOTE\*\*** Locate circuitry close to 443GX.

INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM5-62		
FOLSOM, CA 95630		
Title		
82443GX PCI AND AGP INTERFACES		
Size	Document Number	Rev
Custom	Intel(R) 440GX AGPset	1.0
Date:	Friday, October 30, 1998	Sheet 9 of 40



INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM5-62		
FOLSOM, CA 95630		
Title		
82443GX MD/HD BUS		
Size	Document Number	Rev
Custom	Intel(R) 440GX AGPset	1.0
Date:	Friday, October 30, 1998	Sheet
		10 of 40

# FET-SWITCHES (MEMORY DATA LINES & ECC)



FET ENABLE TRUTH TABLE

FUNCTION	S2	S1	S0 [FENA]	A1	A2
A1 TO B1, A2 TO B2	H	H	L	B1	B2
A1 TO B1, A2 TO B2	H	H	H	B2	B1




A1 = DRAM DATA LINES  
A2 = GND

B1 = DIMM 0,1 DATA LINES  
B2 = DIMM 2,3 DATA LINES

INTEL CORPORATION  
PLATFORM COMPONENTS DIVISION  
1900 PRAIRIE CITY RD. FM-52  
FOLSOM, CA. 95630

Title			FET SWITCHES (DP/4 DIMM Design)
Size	Document Number	Rev	
Custom	Intel(R) 440GX AGPset	1.0	
Date:	Friday, October 30, 1998	Sheet	11 of 40

# FET-SWITCHES (DRAM DATA LINES & ECC)



FET ENABLE TRUTH TABLE

FUNCTION	S2	S1	S0 [FENA]	A1	A2
A1 TO B1, A2 TO B2	H	H	L	B1	B2
A1 TO B1, A2 TO B2	H	H	H	B2	B1

A1 = DRAM DATA LINES  
A2 = GND  
B1 = DIMM 0,1 DATA LINES  
B2 = DIMM 2,3 DATA LINES

INTEL CORPORATION


PLATFORM COMPONENTS DIVISION  
1900 PRAIRIE CITY RD. FM5-62  
FOLSOM, CA. 95630

Title FET SWITCHES (DP/4 DIMM Design)

Size Document Number Rev  
Custom Intel(R) 440GX AGPset 1.0

Date: Friday, October 30, 1998 Sheet 12 of 40


# DIMM SOCKET 0



**\*\*NOTE ON ALL DIMM SOCKETS\*\***  
Pin 147 should be pulled to a high state to accommodate registered DIMMs.

**\*\*NOTE\*\*** If GCKE is not used then each CKE requires a 22K pullup to VCC3.

# DIMM SOCKET 1




INTEL CORPORATION  
 PLATFORM COMPONENTS DIVISION  
 1900 PRAIRIE CITY RD. FM5-62  
 FOLSOM, CA 95630

Title: DIMM SOCKET 1

Size: Custom	Document Number: Intel(R) 440GX AGPset	Rev: 1.0
Date: Friday, October 30, 1998	Sheet: 14 of 40	

# DIMM SOCKET 2




INTEL CORPORATION  
 PLATFORM COMPONENTS DIVISION  
 1900 PRAIRIE CITY RD. FM5-62  
 FOLSOM, CA 95630

Title  
 DIMM SOCKET 2

Size	Document Number	Rev
Custom	Intel(R) 440GX AGPset	1.0

Date: Friday, October 30, 1998      Sheet 15 of 40


# DIMM SOCKET 3



**\*\*NOTE ON ALL DIMM SOCKETS\*\***  
Pin 147 should be pulled to a high state to accommodate registered DIMMs.

**\*\*NOTE\*\*** If GCKE is not used then each CKE requires a 22K pullup to VCC3.

R121 Slave address = 1010011b



MAB#11: 1 = IOQ depth of 4 (default), 0 = IOQ depth of 1

INTEL CORPORATION  
 PLATFORM COMPONENTS DIVISION  
 1900 PRAIRIE CITY RD. FM5-62  
 FOLSOM, CA 95630

Title: DIMM SOCKET 3

Size	Document Number	Rev
Custom	Intel(R) 440GX AGPset	1.0

Date: Friday, October 30, 1998 Sheet 16 of 40



U10A


# 82371EB


PCI BUS INTERFACE

IDE SIGNALS

ISA/EIO SIGNALS

IDE SIGNALS





82371EB

JP29 CONFIG.	
1-2	SAVE STATE ON POWER DOWN.
2-3	PIIX4E POWERS ON SYS. AT POWER-UP.

\*\*External logic shown is used to handle power loss condition.


JP6 CONFIG	
1-2	NORMAL
2-3	CLEAR CMOS

INTEL CORPORATION  
 PLATFORM COMPONENTS DIVISION  
 1900 PRAIRIE CITY RD. FM5-62  
 FOLSOM, CA 95630


Title: PIIX4E (PART II)  
 Size: Custom  
 Document Number: Intel(R) 440GX AGPset  
 Date: Friday, October 30, 1998

Rev: 1.0  
 Sheet: 18 of 40

# IOAPIC



INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM5-62		
FOLSOM, CA 95630		
Title IOAPIC		
Size Custom	Document Number Intel(R) 440GX AGPset	Rev 1.0
Date Friday, October 30, 1998	Sheet 19	of 40





FDC37C932FR  
160 PIN QFP

ULTRA I/O

INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM-52		
FOLSOM, CA 95630		
Title: I/O CONTROLLER (ULTRA I/O)		
Size: Custom	Document Number: Intel(R) 440GX AGPset	Rev: 1.0
Date: Friday, October 30, 1998	Sheet: 20 of 40	







# PCI CONNECTORS 1 AND 2



**KEY**


**KEY**




INTEL CORPORATION	
PLATFORM COMPONENTS DIVISION 1900 PRAIRIE CITY RD. FM5-62 FOLSOM, CA 95650	
Title PCI CONNECTORS 1 & 2	
Size Custom	Document Number Intel(R) 440GX AGPset
Date: Friday, October 30, 1998	Rev 1.0
Sheet 22 of 40	



# ISA SLOTS 0 & 1



ISA 0



ISA 1


**\*\*NOTE\*\* DEFAULT NO STUFF.  
THIS CAP USED TO FILTER  
NOISE ON TC SIGNAL**

INTEL CORPORATION			
PLATFORM COMPONENTS DIVISION			
1900 PRAIRIE CITY RD. FM5-62			
FOLSOM, CA 95630			
Title ISA SLOTS			
Size	Document Number	Rev	
Custom	Intel(R) 440GX AGPset	1.0	
Date:	Friday, October 30, 1998	Sheet	24 of 40





# USB CONNECTORS



DO NOT STUFF

DO NOT STUFF

**\*\*NOTE:**  
PLACE R123-126 AND  
C8-11 AS CLOSE AS  
POSSIBLE TO THE  
PIIX4E.


NOTE: USE PIIX4E  
APPLICATION  
NOTE FOR  
LAYOUT  
GUIDELINES

INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION 1900 PRAIRIE CITY RD. FM5-62 FOLSOM, CA 95630		
Title USB HEADER		
Size Custom	Document Number Intel(R) 440GX AGPset	Rev 1.0
Date: Friday, October 30, 1998	Sheet 26 of 40	

# SYSTEM ROM

MODE	JP20
NORMAL	1-2
RECOVERY	2-3

## STUFFING OPTION





\* Header provided for BIOS emulation






## FLASH SOCKET

## TSOP SOCKET

MODE	JP22	JP23
Prog Boot Block	1-2	2-3
PROG DEV (incl. boot block)	1-2	1-2
PnP	2-3	1-2
Write Protect	2-3	2-3










**\*\*NOTE\*\*** Connected to GPI21 of the PIIX4E for BIOS detection of a floppy drive.



INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION 1900 PRAIRIE CITY RD. FM5-62 FOLSOM, CA 95630		
Title SERIAL AND FLOPPY		
Size Custom	Document Number Intel(R) 440GX AGPset	Rev 1.0
Date: Friday, October 30, 1988	Sheet 29	of 40




INTEL CORPORATION			
PLATFORM COMPONENTS DIVISION			
1900 PRAIRIE CITY RD. FM5-62			
FOLSOM, CA 95630			
Title		KEYBOARD/MOUSE INTERFACE	
Size	Document Number	Rev	
Custom	Intel(R) 440GX AGPset	1.0	
Date:	Friday, October 30, 1998	Sheet	30 of 40



**\*\*NOTE\*\*** A VRM should not be installed if a processor is not installed unless VRMx\_PGD is asserted by the VRM with a VID = 1111. If not asserted by the VRM, then circuitry must be provided to the block VRMx\_PGD for the unpopulated Slot 1.



INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION 1900 PRAIRIE CITY RD. FM5-62 FOLSOM, CA 95630		
Title DC-DC CONVERTER CONNECTORS		
Size	Document Number	Rev
Custom	Intel(R) 440GX AGPset	1.0
Date: Friday, October 30, 1998		Sheet 31 of 40




Resume Reset circuitry using a 22 msec delay and Schmitt trigger logic.

**Wake-On-LAN Header**  
 J34  
 AMP 173981-3 (or Foxconn HF58030)  
 \*\*OPTIONAL\*\* WOL support requires 600mA of Stand-By current.

INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM5-62		
FOLSOM, CA 95630		
Title FRONT PANEL		
Size	Document Number	Rev
Custom	Intel(R) 440GX AGPset	1.0
Date: Friday, October 30, 1998	Sheet 32 of 40	




# PROCESSOR BUS/CORE FREQUENCY




Processor Core Freq : System Bus Freq	LINT[1] JP26	LINT[0] JP27	IGNNE# JP26	A20M# JP25
2	L	L	L	L
3	L	L	H	L
4	L	L	L	H
5	L	L	H	H
5/2	L	H	L	L
7/2	L	H	H	L
Reserved	All Other Combinations, HLLL-HHHL			
2	H	H	H	H


# PCI BUS



# PIIX4E




# SLOT 1




**\*\*NOTE\*\*** Resistor values on signals STPCLK#, APC\_SMI#, PX4\_SMI#, SLP# & HINIT# enable an LAI to be used for board debug. If an LAI will not be used for debug the resistor values should be changed to 1K ohm.

# AGP




INTEL CORPORATION			
PLATFORM COMPONENTS DIVISION			
1900 PRAIRIE CITY RD. FM5-62			
FOLSOM, CA 95630			
Title	BUS RESISTORS		
Size	Document Number		Rev
Custom	Intel(R) 440GX AGPset		1.0
Date:	Friday, October 30, 1998	Sheet	34 of 40

# ISA BUS




## UNUSED GATES




INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION 1900 PRAIRIE CITY RD. FM5-62 FOLSOM, CA 95630		
Title: ISA BUS PULLUPS		
Size: Custom	Document Number: Intel(R) 440GX AGP set	Rev: 1.0
Date: Friday, October 30, 1998	Sheet: 35 of 40	




## BULK POWER DECOUPLING



## 3 VOLT DECOUPLING




## CORE VOLTAGE DECOUPLING




INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM5-62		
FOLSOM, CA 95630		
Title	3.3 VOLT AND BULK POWER DECOUPLING	
Size	Document Number	Rev
Custom	Intel(R) 440GX AGPset	1.0
Date:	Friday, October 30, 1998	Sheet 37 of 40

\*\*THIS TERMINATION DECOUPLING IS OPTIONAL.

### TERMINATION VOLTAGE DECOUPLING



INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM5-62		
FOLSOM, CA 95630		
Title		
TERMINATION DECOUPLING		
Size	Document Number	Rev
Custom	Intel(R) 440GX AGPset	1.0
Date:	Friday, October 30, 1998	Sheet 38 of 40



REVISION 1.0 - Initial public release: June, 1998.

INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FMS-62		
FOLSOM, CA 95630		
Title		
Revision History		
Size	Document Number	Rev
Custom	Intel(R) 440GX ACPset	1.0
Date:	Sheet 40 of 40	