

440LX CUSTOMER REFERENCE DESIGN

THESE SCHEMATICS ARE PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF PROPOSAL, SCHEMATIC OR SAMPLE.

TITLE	PAGE
-------	------

COVER SHEET	1
BLOCK DIAGRAM	2
SLOT1 CONN.	3,4
CLK SYNTHESIZER	5
PAC	6,7,8
DIMM SOCKETS	9,10,11
PIIX4	12,13
ULTRA I/O	14
AGP CONN.	15
PCI CONN.	16,17
ISA CONN.	18
IDE CONN.	19
USB CONN	20
FLASH BIOS	21
PARALLEL	22
SERIAL/FLOPPY	23
KEYBD/MOUSE	24
VRM	25
PWR CONN	26
GTL TERMINATION	27
PCI/AGP PULLUPS	28
ISA PULLUPS	29
PAC DECOUP	30
BULK DECOUP	31
VREF PAGE	32
REVISION HISTORY	33

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.

Intel disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification. Intel does not warrant or represent that such use will not infringe such rights.

I2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol or the SMBus bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.


*Third-party brands and names are the property of their respective owners.

Copyright * Intel Corporation 1996

INTEL CORPORATION
 PCI COMPONENTS DIVISION
 1900 PRAIRIE CITY RD. FM5-62
 FOLSOM, CA 95630


Title		
Size A	Document Number Intel 440LX PC1set	Rev 1.4
Date:		Sheet 1 of 33

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.




RESET, POWER CONNECTORS	PG. 26
ISA, PCI RESISTORS	PG. 28,29
DECOUPLING CAPACITORS	PGS. 30-32


INTEL CORPORATION	
PCI COMPONENTS DIVISION 1900 PRAIRIE CITY RD. FM5-62 FOLSOM, CA 95630	
Title: Intel 440LX PCset Block Diagram	
Size: Document Number	Rev: 1.4
Custom: Intel 440LX PCSET	
Date: Thursday, May 07, 1998	Sheet: 2 of 33




8.27 HD#[63:0]




INTEL CORPORATION		
PCI COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM5-62		
FOLSOM, CA 95630		
Title SLOTT 1 (PART I)		
Size	Document Number	Rev
Custom	Intel 440LX PCISSET	1.4
Date:	Thursday, May 07, 1998	Sheet 3 of 33




NOTE :
 U25 IS DEFAULT NO STUFF DEVICE.
 LM75 IS 3.3 VOLT THERMAL SENSOR.
 LOCATE NEAR THE CPU AND PAC.
 SLAVE ADDRESS = 1001100b



NOTE :
 JP14 - JP18 , R207 AND R209 - R212
 ARE DEFAULT NO-STUFF



INTEL CORPORATION		
PCI COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM5-62		
FOLSOM, CA 95630		
Title SLOT 1 (PART II)		
Size	Document Number	Rev
Custom	Intel 440LK PCISSET	1.4
Date: Thursday, May 07, 1998	Sheet 4	of 33









INTEL CORPORATION
 PCI COMPONENTS DIVISION
 1900 PRAIRIE CITY RD. FM5-62
 FOLSOM, CA 95630

Title
 CLOCK SYNTHESIZER

Size Document Number
 Custom Intel 440LX PCISET Rev 1.4

Date: Thursday, May 07, 1998 Sheet 5 of 33



PAC.1.0

JP2	IOQ DEPTH
1-2	1
2-3	MAX

NOTE: JP2 DEFAULT = 2-3 FOR MAX IOQ DEPTH.

VCC3 PINS:
C3, E13, F20, G6, L11,
M11, N11, P11, P22,
R3, R4, R11-13, T11-16,
AD3, AD12, AD24
















82443LX
492 BGA

HOST INTERFACE

DRAM INTERFACE

MISC

VSS PINS:
A1, A26, A6, AA7-10, AA17, AA20,
AA21, AB5, AB13, AB22, AP1, AP26,
C15, E5, E22, F6, F8, F9, F17,
F19, F21, G21, H6, J6, K6, L12-16,
M12-16, N22, N12-16, P13-16, R5,
R14-16, T4, U21, V6, W6, W21



NOTE :
MUST USE CMOS BUFFER TO AVOID
OVERIDE OF INTERNAL PULLDOWN
ON CKE SIGNAL.

NOTE:
CKE IS PULLED DOWN BY DEFAULT
FOR CONFIGURATION 2.
SCHEMATICS WITH CONFIGURATION
1 NEED A PULL-UP TO VCC3


INTEL CORPORATION
PCI COMPONENTS DIVISION
1900 PRAIRIE CITY RD. FM5-62
FOLSOM, CA 95630

Title: PAC HOST AND DRAM INTERFACES

Size	Document Number	Rev
Custom	Intel 440LX PCISSET	1.4

Date: Thursday, May 07, 1998 Sheet 6 of 33

82443LXa



82443LXb

INTEL CORPORATION
 PCI COMPONENTS DIVISION
 1900 PRAIRIE CITY RD. FM5-62
 FOLSOM, CA 95630

Title PAC PCI AND AGP INTERFACES		
Size Custom	Document Number Intel 440LX PCISSET	Rev 1.4
Date: Thursday, May 07, 1998	Sheet 7	of 33

9,10,11 MD[63:0]

U3-3

MD0 Y3 MD0
 MD1 Y2 MD1
 MD2 A5 MD2
 MD3 AB4 MD3
 MD4 AB6 MD3
 MD5 AD1 MD5
 MD6 AC5 MD6
 MD7 AE1 MD7
 MD8 AE3 MD8
 MD9 AF3 MD9
 MD10 AF4 MD10
 MD11 AE5 MD11
 MD12 AD6 MD12
 MD13 AF6 MD13
 MD14 AC7 MD13
 MD15 AB8 MD15
 MD16 AF23 MD16
 MD17 AC22 MD17
 MD18 AC23 MD18
 MD19 AF25 MD19
 MD20 AD25 MD20
 MD21 AC24 MD21
 MD22 AC26 MD22
 MD23 AB23 MD22
 MD24 AA22 MD23
 MD25 AA24 MD25
 MD26 AA25 MD26
 MD27 Y22 MD27
 MD28 Y24 MD27
 MD29 Y25 MD28
 MD30 W24 MD30
 MD31 W25 MD31
 MD32 AB3 MD32
 MD33 AA4 MD32
 MD34 AC2 MD33
 MD35 Y6 MD35
 MD36 AC4 MD36
 MD37 AD2 MD37
 MD38 AB7 MD38
 MD39 AF2 MD38
 MD40 AD4 MD40
 MD41 AE4 MD41
 MD42 AD5 MD42
 MD43 AE5 MD43
 MD44 AE6 MD44
 MD45 AD7 MD44
 MD46 AE7 MD46
 MD47 AE7 MD47
 MD48 AE23 MD48
 MD49 AF24 MD48
 MD50 AD23 MD49
 MD51 AE26 MD50
 MD52 AD26 MD51
 MD53 AC25 MD52
 MD54 AB24 MD53
 MD55 AB25 MD54
 MD56 AB26 MD55
 MD57 Y21 MD56
 MD58 AA26 MD57
 MD59 W22 MD58
 MD60 Y26 MD59
 MD61 W23 MD60
 MD62 V22 MD61
 MD63 V21 MD62

VCC3 PINS :
 C3, E13, F20, G6,
 L11, M11, N11, P11,
 P12, P22, R3, R4,
 R11-13, T11-16, AD12,
 AD3, AD24

82443LX
 492 BGA

MEMORY DATA BUS

HOST DATA BUS

VSS PINS :
 A1, A26, AA6, AA7-10,
 AA17, AA20, AA21,
 AB5, AB13, AB22, AF1,
 AF26, C15, E5, E22,
 F6, F8, F9, F17, F19,
 F21, G21, H6, J6, K6,
 L12-16, M12-16, N22,
 N12-16, P13-16, R5,
 R14-16, T4, U21, V6,
 W6, W21

HD0# G22 HD#0
 HD1# G23 HD#1
 HD2# G24 HD#2
 HD3# F24 HD#3
 HD4# F26 HD#4
 HD5# F26 HD#5
 HD6# E25 HD#6
 HD7# F22 HD#7
 HD8# F22 HD#8
 HD9# E26 HD#9
 HD10# D25 HD#10
 HD11# C25 HD#11
 HD12# D26 HD#12
 HD13# B26 HD#13
 HD14# E23 HD#14
 HD15# D24 HD#15
 HD16# B24 HD#16
 HD17# A26 HD#17
 HD18# A23 HD#18
 HD19# A22 HD#19
 HD20# A24 HD#20
 HD21# B23 HD#21
 HD22# B22 HD#22
 HD23# D23 HD#23
 HD24# D22 HD#24
 HD25# C22 HD#25
 HD26# B21 HD#26
 HD27# A21 HD#27
 HD28# D20 HD#28
 HD29# E21 HD#29
 HD30# D21 HD#30
 HD31# C21 HD#31
 HD32# F20 HD#32
 HD33# B20 HD#33
 HD34# A19 HD#34
 HD35# A20 HD#35
 HD36# B19 HD#36
 HD37# D19 HD#37
 HD38# C20 HD#38
 HD39# F18 HD#39
 HD40# E18 HD#40
 HD41# C18 HD#41
 HD42# D17 HD#42
 HD43# E19 HD#43
 HD44# C19 HD#44
 HD45# B18 HD#45
 HD46# B17 HD#46
 HD47# F17 HD#47
 HD48# C17 HD#48
 HD49# A17 HD#49
 HD50# B15 HD#50
 HD51# D16 HD#51
 HD52# D18 HD#52
 HD53# C16 HD#53
 HD54# E16 HD#54
 HD55# D15 HD#55
 HD56# A14 HD#56
 HD57# B16 HD#57
 HD58# C14 HD#58
 HD59# A16 HD#59
 HD60# A15 HD#60
 HD61# D14 HD#61
 HD62# E15 HD#62
 HD63# B14 HD#63

HD#[63:0] 3,27

9,10,11 MECC0
 9,10,11 MECC[7:1]

MECC0 AD8
 MECC1 AE8
 MECC2 AF22
 MECC3 AB21
 MECC4 AC8
 MECC5 AB9
 MECC6 AE22
 MECC7 AD22

PAC_1.0

GTL_REF
 GTL_REF

82443LXc

C24
 T22
 PAC_GTLREF1 32
 PAC_GTLREF2 32


INTEL CORPORATION
 PCI COMPONENTS DIVISION
 1900 PRAIRIE CITY RD. FM5-62
 FOLSOM, CA 95630

Title
 PAC DATA BUSES


Size	Document Number	Rev
Custom	Intel 440LX PCISSET	1.4

Date: Thursday, May 07, 1998 Sheet 8 of 33

DIMM CONNECTOR 0



PAC AND DIMM SOCKET LOCATIONS.



MAB[13:0]
MAA[13:0]

6,12,15,16,17 PCIRST#

U14C
74ALS05

SDRAMEDO DIMM#0-15


B_PCIRST 10,11

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE REUSE OF THIS INFORMATION.

INTEL CORPORATION
PCI COMPONENTS DIVISION
1900 PRAIRIE CITY RD, FM5-62
FOLSOM, CA 95630

Title		FIRST DIMM SOCKET
Size	Document Number	Rev
Custom	Intel 440LX PCISSET	1.4
Date:	Thursday, May 07, 1998	Sheet 9 of 33

DIMM CONNECTOR 1



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORPORATION
PCI COMPONENTS DIVISION
1900 PRAIRIE CITY RD. FM5-62
FOLSOM, CA 95630

Title SECOND DIMM SOCKET

Size Document Number


Custom Intel 440LX PCISSET

Rev 1.4

Date: Thursday, May 07, 1998


Sheet 10 of 33

DIMM CONNECTOR 2



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MESSAGE OF THIS INFORMATION.

INTEL CORPORATION	
PCI COMPONENTS DIVISION 1900 PRAIRIE CITY RD. FM5-62 FOLSOM, CA 95630	
Title THIRD DIMM SOCKET	
Size Document Number	Rev 1.4
Custom Intel 440LX PCISSET	
Date: Thursday, May 07, 1998 Sheet 11 of 33	




INTEL CORPORATION
 PCI COMPONENTS DIVISION
 1900 PRAIRIE CITY RD. FM5-62
 FOLSOM, CA 95630

Title
 PIIX4 (PART I)

Size	Document Number	Rev
Custom	Intel 440LX PCISSET	1.4


Date: Thursday, May 07, 1998 Sheet 12 of 33



INTEL CORPORATION
 PCI COMPONENTS DIVISION
 1900 PRAIRIE CITY RD. FM5-62
 FOLSOM, CA 95630


Title: PIIX4 (PART II)
 Size: Document Number
 Custom: Intel 440LX PCISSET
 Date: Thursday, May 07, 1998
 Sheet: 13 of 33
 Rev: 1.4

NOTE: NS6 IS DEFAULT NO-STUFF



FDC37C932FR
160 PIN QFP

GND PINS :
1, 8, 40, 71,
95, 123, 130




FDC37C932FR_1.2






ULTRA I/O

INTEL CORPORATION			
PCI COMPONENTS DIVISION 1900 PRAIRIE CITY RD. FM5-62 FOLSOM, CA 95630			
Title: I/O CONTROLLER (ULTRA I/O)			
Size: Custom	Document Number: Intel 440LK PCISSET	Rev: 1.4	
Date: Thursday, May 07, 1998		Sheet 14 of 33	

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.








DO NOT REPRODUCE
PCI CONNECTORS
1 AND 2



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORPORATION	
PCI COMPONENTS DIVISION 1900 PRAIRIE CITY RD. FMS-62 FOLSOM, CA 95630	
Title PCI CONNECTORS 1 & 2	
Size Document Number Custom Intel 440X PCISSET	Rev 1.4
Date Thursday, May 07, 1998	Sheet 16 of 33

DO NOT REPRODUCE
PCI CONNECTORS
3 AND 4





THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORPORATION
PCI COMPONENTS DIVISION
1900 PRAIRIE CITY RD. FMS-62
FOLSOM, CA 95630

Title			PCI CONNECTORS 3 & 4		
Size	Document Number	Rev			
Custom	Intel 440LX PCISSET	1.4			
Date	Thursday, May 07, 1998	Sheet	17	of	33

ISA SLOTS




NOTE :
 DEFAULT NO STUFF.
 THIS CAP USED
 ON TC SIGNAL.

THIS DRAWING CONTAINS INFORMATION
 WHICH HAS NOT BEEN VERIFIED FOR
 MANUFACTURING AN END USER PRODUCT.
 INTEL IS NOT RESPONSIBLE FOR THE
 MISUSE OF THIS INFORMATION.


INTEL CORPORATION			
PCI COMPONENTS DIVISION			
1800 PRAIRIE CITY RD. FM5-62			
FOLSOM, CA 95630			
Title	ISA SLOTS		
Size	Document Number		Rev
Custom	Intel 440LX PCISSET		1.4
Date:	Thursday, May 07, 1998	Sheet	18 of 33

IDE CONNECTORS



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORPORATION	
PCI COMPONENTS DIVISION 1900 PRAIRIE CITY RD. FM5-62 FOLSOM, CA 95630	
Title PCI IDE CONNECTORS	
Size	Document Number
Custom	Intel 440LX PCISSET
Date: Thursday, May 07, 1998	Sheet 19 of 33
	Rev 1.4




INTEL CORPORATION
 PCI COMPONENTS DIVISION
 1900 PRAIRIE CITY RD. FM5-62
 FOLSOM, CA 95630

Title: USB HEADER

Size: Custom	Document Number: Intel 440LX PCISSET	Rev: 1.4
--------------	--------------------------------------	----------

Date: Thursday, May 07, 1998 Sheet 20 of 33


SYSTEM ROM



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.






INTEL CORPORATION
PCI COMPONENTS DIVISION
1900 PRAIRIE CITY RD. FM5-62
FOLSOM, CA 95630

Title	SYSTEM ROM	
Size	Document Number	Rev
Custom	Intel 440LX PCISSET	1.4
Date: Thursday, May 07, 1998	Sheet 21	of 33



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AND USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MESSAGES OF THIS INFORMATION.

INTEL CORPORATION		
PCI COMPONENTS DIVISION 1900 PRAIRIE CITY RD. FM5-62 FOLSOM, CA 95630		
Title PARALLEL PORT		
Size Custom	Document Number Intel 44DX PCISSET	Rev 1.4
Date Thursday, May 07, 1998	Sheet 22	of 33




INTEL CORPORATION
 PCI COMPONENTS DIVISION
 1900 PRAIRIE CITY RD, FMS-62
 FOLSOM, CA 95630

Title SERIAL AND FLOPPY


Size	Document Number	Rev
Custom	Intel 440LX PCISSET	1.4

Date: Thursday, May 07, 1998 Sheet 23 of 33






THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORPORATION		
PCI COMPONENTS DIVISION 1900 PRAIRIE CITY RD. FM5-62 FOLSOM, CA 95630		
Title: KEYBOARD/MOUSE INTERFACE		
Size: Custom	Document Number: Intel 440LX PCISSET	Rev: 1.4
Date: Thursday, May 07, 1998	Sheet: 24	of 33



Processor Core Freq : System Bus Freq	LINT[1] JP8	LINT[0] JP7	IGNNE# JP6	A20M# JP5
2	L	L	L	L
3	L	L	H	L
4	L	L	L	H
Reserved	L	L	H	H
5/2	L	H	L	L
7/2	L	H	H	L
Reserved	All Other Combinations, HLLL-HHLL			
2	H	H	H	H




INTEL CORPORATION
PCI COMPONENTS DIVISION
1900 PRAIRIE CITY RD. FM5-62
FOLSOM, CA 95630

Title DC-DC CONVERTER CONNECTORS		
Size Custom	Document Number Intel 440LX PCISSET	Rev 1.4
Date Thursday, May 07, 1998	Sheet 25	of 33

THIS DRAWING CONTAINS INFORMATION
WHICH HAS NOT BEEN VERIFIED FOR
MANUFACTURING AN END USER PRODUCT.
INTEL IS NOT RESPONSIBLE FOR THE
MISUSE OF THIS INFORMATION.


DO NOT REPRODUCE



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORPORATION		
PCI COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FMS-62		
FOLSOM, CA 95630		
Title FRONT PANEL		
Size Custom	Document Number Intel 440LX PCISSET	Rev 1.4
Date Thursday, May 07, 1998	Sheet 26	of 33

GTL+ TERMINATION RESISTORS




NOTE : VTT = TERMINATION VOLTAGE


THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MERGE OF THIS INFORMATION.

INTEL CORPORATION
 PCI COMPONENTS DIVISION
 1900 PRAIRIE CITY RD, FMS-62
 FOLSOM, CA 95630


Title		GTL TERMINATION	Rev	1.4
Size	Document Number	Custom	Intel 440LX PCISSET	
Date	Thursday, May 07, 1998	Sheet	27	of 33




PCI BUS




PIIX4



SLOT 1



AGP





NOTE:
 RESISTOR VALUES ON SIGNALS
 STPCLK#, SMW#, SLP# & HINTR#
 ENABLE AN LATT TO BE USED FOR
 BOARD DEBUG. IF AN LATT WILL
 NOT BE USED FOR DEBUG THEN
 THE RESISTOR VALUES SHOULD
 BE CHANGED TO 1K OHM.

THIS DRAWING CONTAINS INFORMATION
 WHICH HAS NOT BEEN VERIFIED FOR
 ACCURACY. THE USER SHALL BE RESPONSIBLE
 FOR VERIFYING THE INFORMATION.
 INTEL IS NOT RESPONSIBLE FOR THE
 MISTAKE OF THE INFORMATION.

INTEL CORPORATION FOLSOM DESIGN DIVISION 1500 OPEN RD CITY RD FOLSOM, CA 95630	TITLE BUS RESISTORS
Sheet: 26 of 33 Doc: 1188	Rev: 1.4

UNUSED GATES






ISA BUS

INTEL CORPORATION
 PCI COMPONENTS DIVISION
 1980 PARKWAY CITY RD. FMS-62
 OLSON, CA 95068

ISA BUS PHILIPS

Doc# 74ALS05
 Rev. 1.4
 Sheet 29 of 33







INTEL CORPORATION
 PCI COMPONENTS DIVISION
 1900 PRAIRIE CITY RD. FMS-62
 FOLSOM, CA 95630

Title: DRAM AND PAC DECOUPLING CAPACITORS


Size: Custom	Document Number: Intel 440LX PCISSET	Rev: 1.4
--------------	--------------------------------------	----------

Date: Thursday, May 07, 1998 Sheet 30 of 33

BULK DECOUPLING



3 VOLT DECOUPLING




THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

INTEL CORPORATION
PCI COMPONENTS DIVISION
1900 PRAIRIE CITY RD. FMS-62
FOLSOM, CA 95630





Title 3.3 VOLT AND BULK POWER DECOUPLING

Size	Document Number	Rev
Custom	Intel 440LX PCISSET	1.4

Date: Thursday, May 07, 1998 Sheet 31 of 33



Processor Core Freq : System Bus Freq	LINT[1] JP8	LINT[0] JP7	IGNNE# JP6	A20M# JP5
2	L	L	L	L
3	L	L	H	L
4	L	L	L	H
Reserved	L	L	H	H
5/2	L	H	L	L
7/2	L	H	H	L
Reserved	All Other Combinations, HLLL-HHHL			
2	H	H	H	H



INTEL CORPORATION
PCI COMPONENTS DIVISION
1900 PRAIRIE CITY RD. FM5-62
FOLSOM, CA 95630

Title DC-DC CONVERTER CONNECTORS		
Size Custom	Document Number Intel 440LX PCISSET	Rev 1.4
Date Thursday, May 07, 1998	Sheet 25	of 33

THIS DRAWING CONTAINS INFORMATION
WHICH HAS NOT BEEN VERIFIED FOR
MANUFACTURING AN END USER PRODUCT.
INTEL IS NOT RESPONSIBLE FOR THE
MISUSE OF THIS INFORMATION.

REVISION 1.0 - First release of 440LX PCIset schematics.

REVISION 1.1 - Update of Rev 1.0 440LX PCIset schematics.

PAGE 3 : TESTHI pulled to 2.5 volts thru 220 ohms.

PAGE 5 : Pinout of 20-pin I/O clock synthesizer device updated.

330 ohm pullup to 2.5 volts added to PREQ#0.

Pullups on PREQ#(3:1), SMBDATA, and SMBCLK deleted.

PG 6,7,8 : PAC ballout as of 9-26-96 used. CKR from PAC buffered with 74LVC245 CMOS device.

PG 9,10,11 : MAA1 routed to DIMM SA0, MAA12 to SA1, MAA13 to A11.

DIMM pins 31 and 44 grounded and pin 48 -> WE# for EDO DIMMs.

DIMM control signals (WE#, SRAS#, SCAS#, RCAS#, and CDQCS#) for DIMMs 0 and 2 swapped.

SMBus address starts from 02H on DIMMs (SA2:0).

PAGE 11 : CDQAS# signals re-ordered on the pins of DIMM connector #2.

PAGE 13 : SUSCLK pin on PIIX4 became no-connect.

IRQ# now shown as a bi-directional signal.

'ALS08 and '07 deleted because INIT# on PAC is now OD output.

CONF1Q2 pin on PIIX4 pulled to ground with 8.2K resistor.

RCIN# name changed to KBRST# and pulled to 3.3V thru 8.2K.

Signal A20GATE pulled to 3.3V thru 8.2K resistor.

PAGE 14 : QSC0 clock to PIIX4 deleted due to redundancy.

XTAL1 input pulled up to VCC through 8.2K resistor.

KEYLOCK# input pulled up to VCC through 8.2K resistor.

Infrared header rewired, IRRX - pin 1, IRYX - pin2.

PAGE 15 : SMB0 & SMB1 pins on AGP connector now noconnects.

PAGE 18 : New symbol used for ISA connectors.

PAGE 19 : Pullup on SDIOR# moved to SIORDY.

PAGE 21 : Deleted 0 ohm resistors R98 and R99, updated jumper tables.

FLASH changed to TSOP pinout instead of PSOP.

PAGE 26 : Capacitor on CPU Fan header changed from 470pF to 0.1uF.

POWEROK circuitry revised with HC14 & HC32 replacing HCT14 & F32 and power from 3.3V Standby.

PAGE 27 : Swapped signals PK4_INTR and PK4_AZ0M# on 74VHC3244 and 7407 buffers.

PAGE 28 : Pullups on PCI control signals changed from 10K to 2.7K.

PAGE 29 : Pullup on REFRESH# changed from 300 to 1K.

REVISION 1.2 - Update of Rev 1.1 440LX PCIset schematics.

PAGE 3 : Slot 1 pin B12, UP#, now no-connect.

PAGE 4 : Slot 1 pin B109, VCC, now no-connect.

PAGE 5 : New CK3D pinout used for Host/DRAM/PCI clock.

REPORT routed to XTALIN of CKIO, crystal circuit removed from CKIO XTALIN/OUT.

10 ohm series termination added to clock outputs.

MECCO and Freq. Sel. jumper. removed, Sel pin pulled up.

PG 9,10,11 : DIMM SA12:0] changed to match S.V. board for BIOS compatibility. DIMM0=2H, DIMM1=4H, DIMM2=0H.

PAGE 12 : PIIX4 pinout modified. GP18/HCT# renamed GP18/THERM#.

PCI REQ#(3:0) routed to pullups only.

PAGE 13 : Added 2 jumpers, 'HCT14 and 'HC32 to A20M# from PIIX4.

Schottky diodes converted to dual Schottky diodes.

Renamed IDE interface signals on the PIIX4 and IDE page.

PAGE 14 : Added crystal and 2 caps to XTAL circuit of Ultra I/O.

PAGE 15 : Deleted '74AS07 buffers and pullups on PIRQ#x.

SMBCLK connected to pin 866, SMBDATA to A66.

PAGE 20 : Header broken into 2 USB connectors.

Polarity symbols added to polarized caps.

PAGE 25 : UP# now no-connect on Slot1, pulled up on VRM.

PAGE 26 : External SMI jumper and circuit deleted (jumper, U6B 'ALS08, U12F 'F07, debounce circuit).

Deleted '74AS07 gates and pullups on PWROK circuit modified: USC.D & E from 74HC14 to 74ALS05 powered by VCC. U17 (74HC32) deleted.

R120 & R124 changed to 8.1K on PWROK circuit.

R126 replaced with Zener diode, R123 changed from 3.48K to 410 ohm on 3V_STBY circuit.

C91 on RSMRST# changed from 0.01uF to 1.0uF.

RSMRST# now powered from 5VSB, added 2 'HCT14 gates and voltage divider to circuit.

Deleted R168 & C96, added 2 'HCT14 gates to PWROK from power connector.

CPU fan header changed to 3-pin header.

Added 0.1 uF cap for debounce to PWR_BTN circuit.

PAGE 28 : All PCI control signals pulled through 8.2K to 3.3V.

PIPE# and DBP# pulled to 3.3V through 8.2K.

GP11 and PK4_CFG1 pulled to 3V_STBY thru 8.2K.

RP55, 57 & 58 changed from 1K to 2.7K.

IRQ12 pulled to 5.0V through 8.2K.

Pullup on REFRESH# changed from 300 to 1K ohms.

IRQ# now pulled to 3V_STBY thru 8.2K.

Unused gates added to ISA pullup page.

REVISION 1.3 - Update of Rev 1.2 440LX PCIset schematics.

PAGE 3 : Slot 1 pinout changed: pin B01 from RESERVED to EMI; pin B15 from FANFAL14 to RESERVED; pin B21 from EMI to 100/66#; pin B100 from RESERVED to EMI; pin B101 from EMI to S_0#. Connected signal SLP# from PIIX4 to Slot 1 to support sleep state.

PAGE 4 : Added LM75 Thermal Sensor device to THERM# and SMB bus.

Added zero ohm resistors and jumpers to VID[4:0] for voltage select on VRM.

Connected pin B101 to GND.

Connected pin B109 to VCC (5 volts).

PAGE 7 : PAC pin W4 name changed from DBP# to RBP#. Signal renamed from DBP# to RBP# also.

PG 9,10,11 : DIMM SA12:0] changed to DIMM0=0H, DIMM1=1H, DIMM2=2H.

PAGE 13 : Removed resistor NS1 from PIIX4 RTC crystal circuit.

Signal GP117 named incorrectly for PIIX4 pin J19, changed to GP17 and pulled to 3.3V through 2.7K.

Device US changed from 74HC14 to 74LVC14 for 3V compatibility.

Removed UPI, route RTC_BAT direct to PIIX4, placed 0 ohm in series to SMC input. Added JP19 to clear CMOS.

Removed UPI1 & 12, U21 & U23. A20M# circuit not needed for 8-0 PIIX4 units.

PAGE 14 : Added '74AS07 gate to IRQ#8 to convert from 5V to 3V_STBY.

PAGE 15 : Added '74AS07 gates with 4.7K pullups to 3.3V on PIRQ#A and PIRQ#B.

Pin A66 name changed, SMB1 -> SMBDATA, A66 name changed, SMB0 -> SMBLOCK.

PAGE 16,17 : Added pullups to SBO, SDONE, TMS & TDI, pulldowns to TRST# & TCK to comply with PCI 2.1 spec.

Changed PCI connector IDESELs from AD28 - 31 to AD26, AD27, AD29, AD31.

PAGE 25 : Changed 2.5V generation from LT1587 to LT1575 plus power FET and associated circuit.

VRM# pinout changed, pin 85 from UP# to RESERVED. Pullup R104 deleted.

PAGE 26 : Removed voltage divider resistors R120, 124, 201 & 202 on RSMRST# and PWROK.

Replaced three 74ALS05 gates wire-ored with 74HC10 and 74907 on POWERGOOD circuit.

Device US changed from 74HC14 to 74LVC14, RSMRST# powered by 3V_STBY.

R123 changed from 410 to 56 ohm on 3V_STBY.

R125 changed from 1K to 22K on RSMRST#.

PAGE 28 : PCI control pullups changed to 2.7K -> 5V from 8.2K -> 3.3V. ONTX still pulled to 3.3V thru 8.2K.

GPAP pulled to 3.3V through 8.2K per DCN #70.

RP56 broken into discrete resistors for AGP layout considerations. R133 - R138 converted from 10K to 8.2K.

RP66 broken into discrete resistors. SMBDATA and SMBCLK pulled to 3.3V thru 8.2K.

PAGE 29 : R-Pack added to pull IRQ1 to VCC thru 8.2K.

Pullup on ZEROWS#, MEMCS16# & IOCS16# changed from 300 ohm to 1K.

INTEL CORPORATION PCI COMPONENTS DIVISION 1900 PRAIRIE CITY RD, FM-62 FOLSOM, CA 95630	
File: REVISION HISTORY	
Size:	Document Number:
Customer:	Intel 440LX PCIset
Date:	Rev: 1.4
Page:	Sheet: 33 of 33