

INTEL® 440MX SCALABLE LOW POWER BOARD

TABLE OF CONTENTS

REVISION HISTORY

- A 08-06-01 Initial Revision A Schematics
- B 09-20-01 Changes to the following:
 Changed TEST# pullup on MX to 3VSB
 Super I/O: added circuitry to generate AEN during DMA cycles (needed on SMSC SIO)

TITLE	PAGE
TABLE OF CONTENTS	1
BLOCK DIAGRAM	2
ROUTING GUIDELINES	3
PROCESSOR 1 OF 2 AND ITP SOCKET	4
PROCESSOR 2 OF 2	5
440MX 1 OF 2	6
440MX 2 OF 2	7
SYSTEM CLOCK & STRAPPING OPTIONS	8
DIMM SOCKETS	9
SUPER I/O, BIOS, AND POST CODE DISPLAY	10
IDE, COMPACTFLASH, AND FLOPPY CONNECTORS	11
SERIAL, KEYBOARD, MOUSE, USB CONNECTORS	12
POWER AND FRONT PANEL CONNECTORS	13
82559 ETHERNET	14
AC97 CODEC AND SOUND I/O	15
PCI CONNECTORS 1 AND 2	16
PCI CONNECTOR 3	17
VOLTAGE REGULATORS	18
PULLUP/PULLDOWN RESISTORS	19


THIS SCHEMATIC IS PROVIDED "AS-IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF PROPOSAL, SPECIFICATION OR SAMPLE. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein. Intel disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification. Intel does not warrant or represent that such use will not infringe such rights.

THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Intel Corporation 5000 W. Chandler Blvd. Chandler, AZ 85226	
TITLE	REV B
TABLE OF CONTENTS	
DATE	LAST
05/30/01	09/20/01 10:28 AM
DRAWING	SHEET
B 440MX SCALABLE LOW POWER BOARD	1 OF 19

NOTE: ALL RESISTORS +/- 1%, ALL CAPACITORS +/- 20% UNLESS OTHERWISE NOTED

INTEL® 440MX SCALABLE LOW POWER BOARD
BLOCK DIAGRAM



THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Intel Corporation 5000 W. Chandler Blvd. Chandler, AZ 85226		REV	B
TITLE BLOCK DIAGRAM		LAST	09/20/01 10:29 AM
DATE 05/30/01	DRAWING B 440MX SCALABLE LOW POWER BOARD	SHEET	2 OF 19

NOTE: ALL RESISTORS +/- 1%, ALL CAPACITORS +/- 20% UNLESS OTHERWISE NOTED

INTEL® 440MX SCALABLE LOW POWER BOARD

ROUTING GUIDELINES

General Board Design Requirements

- Nominal trace impedance must be 65 ohms +/- 10%.
- Vias for decoupling capacitors must be kept as close as possible to capacitor pad.
- Finished board thickness is .062" +/- .007".
- Outer layers must be ½ oz copper before plating, inner layers must be 1 oz copper.
- Series termination resistors must be kept as close to the driving pins as possible
- Signals with multiple endpoints should be daisy-chained, signal should not split into branches.
- GND plane must not be split
- Bypass capacitors on signals going to I/O connectors should be located as close to the connector as possible
- Check specific schematic pages for additional routing information

CPU Routing Requirements

- GTL+ signals between the CPU and 440MX should be between 1.9" and 4.3" long.
- Route GTL+ signals on layer adjacent to GND, and do not change layers.
- Signals between the CPU and 440MX must not differ in length by more than 1".
- Spacing between adjacent signals should be as large as possible > 10 mils except for short distances for fanout. Total distance for fanout allowance is 250 mil.
- Route VREF_GTL signal as a minimum 25 mil trace, and keep 25 mil from other traces.
- Route CPU_PLL[2:1] using 25 mil trace, minimize loop area, and keep 25 mil from other traces.

Clock Specific Routing Requirements

- Series damping resistors must be less than 0.5" from clock IC.
- Clock traces should be routed on inner layers, with layer transitions at an absolute minimum.
- Spacing between clock trace and any other trace should be > 12 mils, serpentine spacing > 18 mils.
- MX_HCLK must be between 3.25" and 5.85" long, and CPU_HCLK must be 877 mils +/- 1 mil longer than MX_HCLK.
- ITP_HCLK should be the same length as CPU_HCLK.
- PCI clocks to the slots should be the same length, +/- 2", but less than 12.5" long.
- Onboard PCI device clocks same as above, but 2.5" longer than PCI clocks to slots.
- MEM_CLKs to the DIMMs should be the same length, +/- 0.1", and between 1.0" and 4" long.
- CLK_DCLKOUT should be the same length as the MEM_CLKs, +/- 0.1".
- CLK_DCLKIN should be 2.5" longer than CLK_DCLKOUT, +/- 0.1".

Switching Power Supply Routing Requirements

- Keep all unrelated signals and power planes away from switching regulator and related circuitry.
- Power input and output traces should be routed with minimal length while maximizing width.

Memory Bus Routing Requirements

- Length of MEM Bus lines should be between 1" and 4".
- Spacing between other MEM Bus traces should be 10mil, spacing should be 5 mil for no more than 0.5".
- Spacing to non-MEM Bus traces should be atleast 20 mil.
- MEM Bus traces should not transition between layers, except to get to the topside for the chipset.


PCI Bus Routing Requirements





- PCI signals should be similar length, routed in a daisy-chain fashion together to each component, with the 440MX as the last component.
- Total length of PCI signals must be less than 25".

THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Intel Corporation 5000 W. Chandler Blvd. Chandler, AZ 85226		REV	B
TITLE		LAST	09/20/01
ROUTING GUIDELINES		DATE	05/30/01
DATE	DRAWING	SHEET	3 OF 19
05/30/01	B 440MX SCALABLE LOW POWER BOARD		

NOTE: ALL RESISTORS +/- 1%, ALL CAPACITORS +/- 20% UNLESS OTHERWISE NOTED





CORE VOLTAGE

VID[4:0]	VCC CPU
0 0 0 0 0	2.00v
0 0 0 0 1	1.95v
0 0 0 1 0	1.90v
0 0 0 1 1	1.85v
0 0 1 0 0	1.80v
0 0 1 0 1	1.75v
0 0 1 1 0	1.70v
0 0 1 1 1	1.65v
0 1 0 0 0	1.60v
0 1 0 0 1	1.55v
0 1 0 1 0	1.50v
0 1 0 1 1	1.45v
0 1 1 0 0	1.40v
0 1 1 0 1	1.35v
0 1 1 1 0	1.30v
0 1 1 1 1	No CPU
1 0 0 0 0	1.275v
1 0 0 0 1	1.250v
1 0 0 1 0	1.225v
1 0 0 1 1	1.200v
1 0 1 0 0	1.175v
1 0 1 0 1	1.150v
1 0 1 1 0	1.125v
1 0 1 1 1	1.100v
1 1 0 0 0	1.075v
1 1 0 0 1	1.050v
1 1 0 1 0	1.025v
1 1 0 1 1	1.000v
1 1 1 0 0	0.975v
1 1 1 0 1	0.950v
1 1 1 1 0	0.925v
1 1 1 1 1	No CPU

THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Intel Corporation
5000 W. Chandler Blvd.
Chandler, AZ 85226

TITLE: PROCESSOR 2 OF 2

DATE: 09/18/01

DRAWING: B

4400MX SCALABLE LOW POWER BOARD


REV: B

LAST: 09/20/01

SHEET: 10/28 AM

5 OF 19



NOTE: ALL RESISTORS +/- 1%, ALL CAPACITORS +/- 20% UNLESS OTHERWISE NOTED



THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.


Intel Corporation 5000 W. Chandler Blvd. Chandler, AZ 85226		REV	B
TITLE 440MX 1 OF 2		LAST	09/20/01
DATE	09/18/01	DRAWING	10:28 AM
DRAWING 440MX SCALABLE LOW POWER BOARD		SHEET	6 OF 19

NOTE: ALL RESISTORS +/- 1%. ALL CAPACITORS +/- 5% UNLESS OTHERWISE NOTED



THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Intel Corporation 5000 W. Chandler Blvd. Chandler, AZ 85226		REV B
TITLE 440MX 2 OF 2		LAST 09/20/01
DATE 09/18/01	DRAWING B 440MX SCALABLE LOW POWER BOARD	SHEET 7 OF 19



ROUTING NOTES - SYSTEM CLOCK


1. Place a copper area under the clock IC body on the component side, and connect it to GND through several vias
2. The two clock powers should be separate islands on the power plane under the corresponding pins of the IC
3. Connection from power pin to bypass capacitors must be as short as and wide as possible.
4. Power traces should run from IC pin to cap pad, then through via to power island as shown.

JUMPER DEFINITION TABLE

JUMPER	FUNCTION	JUMPER INSTALLATION OPTIONS
CMOS CLR	Clear the RTC CMOS	CLR = Clear <input type="checkbox"/> NRM = Normal <input type="checkbox"/>
BIOS UNLOCK	Install to Reprogram the BIOS	<input type="checkbox"/> Installed = Unlocked <input type="checkbox"/> Not Installed = Locked
CF MASTER	Install to Set the CompactFlash as Master	<input type="checkbox"/> Installed = CF Master <input type="checkbox"/> Not Installed = CF Slave
ENET ENA/DIS	Enable or Disable the Ethernet Controller	<input type="checkbox"/> ENA = Enabled <input type="checkbox"/> DIS = Disabled

Indicates Default Jumper Location

STRAPPING OPTIONS



SIGNAL	FUNCTION	PULLDOWN	PULLUP	440MX DEFAULT
MA13	Processor Core/Bus Ratio Select (not used)	<input type="checkbox"/> NMI Low <input type="checkbox"/> NMI High		PULLDOWN
MA9	Processor Core/Bus Ratio Select (not used)	<input type="checkbox"/> INTR Low <input type="checkbox"/> INTR High		PULLDOWN
MA7	Processor Core/Bus Ratio Select (not used)	<input type="checkbox"/> IGNE# Low <input type="checkbox"/> IGNE# High		PULLDOWN
MA1	Processor Core/Bus Ratio Select (not used)	<input type="checkbox"/> A20M# Low <input type="checkbox"/> A20M# High		PULLDOWN
MA12	Host Frequency Select	<input type="checkbox"/> 66MHz <input type="checkbox"/> 100MHz		PULLDOWN
MA11	In-Order Queue Depth Enable	<input type="checkbox"/> One <input type="checkbox"/> Max		PULLUP
MA10	Quick Start Select	<input type="checkbox"/> Disable <input type="checkbox"/> Enable		PULLUP
MA8	Reserved	<input type="checkbox"/> Default <input type="checkbox"/> Reserved		PULLDOWN



Board Stuffing Default

THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.



Intel Corporation 5000 W. Chandler Blvd. Chandler, AZ 85226		REV B
SYSTEM CLOCK & STRAPPING OPTIONS		LAST 09/20/01 10:29 AM
DATE 09/18/01	DRAWING B	SHEET 8 OF 19

NOTE: ALL RESISTORS +/- 1%, ALL CAPACITORS +/- 20% UNLESS OTHERWISE NOTED

MEM_MAA13:0
MEM_D0M7:0




MEM_M0M3:0



THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.



Intel Corporation 5000 W. Chandler Blvd. Chandler, AZ 85226		REV B
TITLE DIMM SOCKETS		
DATE 09/18/01	DRAWING B	LAST 09/20/01 10:29 AM
SHEET 4400MX SCALABLE LOW POWER BOARD		SHEET 9 OF 19

NOTE: ALL RESISTORS +/- 1%. ALL CAPACITORS +/- 20% UNLESS OTHERWISE NOTED



SMSC Super I/O requires AEN to be high during DMA transfers


SMSC FDC37M12



THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.


Intel Corporation 5000 W. Chandler Blvd. Chandler, AZ 85226		REV	B
SUPER I/O, BIOS, AND POST CODE DISPLAY		LAST	09/20/01
DATE	DRAWING	SHEET	10 OF 19
09/18/01	B 440MX SCALABLE LOW POWER BOARD		

NOTE: ALL RESISTORS +/- 1%, ALL CAPACITORS +/- 20% UNLESS OTHERWISE NOTED







ROUTING NOTES - IDE

- Series terminating resistor of each data signal should be located within 1" of the chipset
- Trace width between IDE and CompactFlash connectors should be less than 2"




FLOPPY
ONE DRIVE ONLY



NOTE: ALL RESISTORS +/- 1%, ALL CAPACITORS +/- 20% UNLESS OTHERWISE NOTED

THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.








Intel Corporation 5000 W. Chandler Blvd. Chandler, AZ 85226		REV B
TITLE IDE, COMPACTFLASH, AND FLOPPY CONNECTORS		LAST 09/20/01
DATE 09/18/01	DRAWING B 440MX SCALABLE LOW POWER BOARD	SHEET 11 OF 19



THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Intel Corporation 5000 W. Chandler Blvd. Chandler, AZ 85226		
TITLE	REV	B
SERIAL, KEYBOARD, MOUSE, USB CONNECTORS		
DATE	DRAWING	SHEET
09/18/01	B 440MX SCALABLE LOW POWER BOARD	12 OF 19

NOTE: ALL RESISTORS +/- 1%, ALL CAPACITORS +/- 20% UNLESS OTHERWISE NOTED




THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Intel Corporation 5000 W. Chandler Blvd. Chandler, AZ 85226		REV	B
TITLE POWER AND FRONT PANEL CONNECTORS		LAST	09/20/01
DATE	DRAWING	SHEET	13 OF 19
09/18/01	B 440MX SCALABLE LOW POWER BOARD		

NOTE: ALL RESISTORS +/- 1%, ALL CAPACITORS +/- 20% UNLESS OTHERWISE NOTED


ROUTING NOTES - ETHERNET DIFFERENTIAL PAIRS

1. Each pair should be routed with 100ohm differential impedance
2. Each trace in the pair must be routed exactly the same, and have the same length
3. The termination resistor between the signals in the pair should be close to the 82559
4. The trace length of the pairs should be minimized, less than two inches preferred
5. The pairs should be atleast 25 mils from other traces and the other pair
6. The pairs should stay on the same layer, adjacent to ground, to the extent possible



PCI RESOURCES

SLOT	DEV / MM	BASE	INTA/B/C/D/F	IOCLK	REGION
440MX	7	AD16	A, B, C, D	0	16
ENET	4	AD16	D, A, B, C, D	4	0
SLOT 1	10	AD21	A, B, C, D, A	1	1
SLOT 2	11	AD22	B, C, D, A	2	2
SLOT 3	12	AD23	C, D, A, B	3	3





THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Intel Corporation 5000 W. Chandler Blvd. Chandler, AZ 85226		REV	B
TITLE 82559 ETHERNET		LAST	09/20/01 10:28 AM
DATE 09/18/01	DRAWING B 4400MX SCALABLE LOW POWER BOARD	SHEET	14 OF 19

NOTE: ALL RESISTORS +/- 1%, ALL CAPACITORS +/- 20% UNLESS OTHERWISE NOTED

ROUTING NOTES - AUDIO SIGNALS



- The audio portion of the codec includes all signals coming from pins 13 thru 44 of the codec.
- AVCC should be a power plane division under the audio portion of the IC and all audio traces and components.
- AGND should be a copper pour on the component side surrounding the audio traces and components.
- Non-audio signals should be kept 25mil from audio signals and also AGND.
- The SPKROUT traces from the audio amplifier need to be sized to handle 1A each.



THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Intel Corporation 5000 W. Chandler Blvd. Chandler, AZ 85226		REV	B
TITLE AC97 AUDIO		LAST	09/20/01
DATE	DRAWING	SHEET	15 OF 19
09/18/01	B 440MX SCALABLE LOW POWER BOARD		

NOTE: ALL RESISTORS +/- 1%, ALL CAPACITORS +/- 20% UNLESS OTHERWISE NOTED



PCI RESOURCES

SLOT	DEV/NM	IDSEL	INT(A,B,C,D)	PCICLK	REQ/INT
440MX	7	AD18	A, B, C, D	0	n/a
ENET	4	AD15	D, A, B, C	4	0
SLOT 1	10	AD21	A, B, C, D	1	1
SLOT 2	11	AD22	B, C, D, A	2	2
SLOT 3	12	AD23	C, D, A, B	3	3

PCI RESOURCES

SLOT	DEV/NM	IDSEL	INT(A,B,C,D)	PCICLK	REQ/INT
440MX	7	AD18	A, B, C, D	0	n/a
ENET	4	AD15	D, A, B, C	4	0
SLOT 1	10	AD21	A, B, C, D	1	1
SLOT 2	11	AD22	B, C, D, A	2	2
SLOT 3	12	AD23	C, D, A, B	3	3

THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Intel Corporation
5000 W. Chandler Blvd.
Chandler, AZ 85226

TITLE: PCI CONNECTORS 1 AND 2

DATE: 09/18/01

DRAWING: B


REV: B

LAST: 09/20/01

SHEET: 10:29 AM


16 OF 19

NOTE: ALL RESISTORS +/- 1%, ALL CAPACITORS +/- 20% UNLESS OTHERWISE NOTED



PCI RESOURCES

SLOT	DEV/NUM	CSSEL	INTA/B/C/D#	PCCLK	REG/INT
48MX	7	AD16	A, B, C, D	0	18
ENET	4	AD15	D, A, B, C	4	0
SLOT 1	10	AD21	A, B, C, D	1	1
SLOT 2	11	AD22	B, C, D, A	2	2
SLOT 3	12	AD23	C, D, A, B	3	3





THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Intel Corporation 5000 W. Chandler Blvd. Chandler, AZ 85226		REV	B
TITLE PCI CONNECTOR 3		LAST	09/20/01
DATE	DRAWING	SHEET	17 OF 19
09/18/01	B 440MX SCALABLE LOW POWER BOARD		

NOTE: ALL RESISTORS +/- 1%, ALL CAPACITORS +/- 20% UNLESS OTHERWISE NOTED

ROUTING NOTES - POWER SUPPLY

1. Distance from MOSFETs to driver IC should be as small as placement allows.
2. Connection between components in the high current path must be sized to handle 25A.
3. Add multiple vias where high current traces switch layers to reduce resistance and inductance and improve heat dissipation.
4. Avoid routing any signals, including power supply control signals, over the switching power path loop.
5. The core voltage sense resistor and parallel capacitor must be located close to the CPU, but far from the switcher.





THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.


Intel Corporation 5000 W. Chandler Blvd. Chandler, AZ 85226		REV	B
TITLE VOLTAGE REGULATORS		LAST	09/20/01
DATE	DRAWING	SHEET	18 OF 19
09/18/01	B 440MX SCALABLE LOW POWER BOARD		

NOTE: ALL RESISTORS +/- 1%, ALL CAPACITORS +/- 20% UNLESS OTHERWISE NOTED


POWER PLANE DECOUPLING




XBUS




PCI BUS





SUPER I/O



MX CHIPSET



GTL+ BUS



THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Intel Corporation 5000 W. Chandler Blvd. Chandler, AZ 85226		REV	B
TITLE PULLUP/PULLDOWN RESISTORS		LAST	09/20/01
DATE	DRAWING	SHEET	19 OF 19
09/18/01	B 440MX SCALABLE LOW POWER BOARD		

NOTE: ALL RESISTORS +/- 1%, ALL CAPACITORS +/- 20% UNLESS OTHERWISE NOTED