|
Intel® VC820 Motherboard |
The products you are looking for are no longer manufactured by Intel. Additionally, Intel no longer provides interactive support for these products via telephone or e-mail, nor will Intel provide any future content updates or software updates to support new operating systems or improve compatibility with third party devices and software products. THESE PRODUCT SUPPORT DOCUMENTS ARE PROVIDED FOR HISTORICAL REFERENCE ONLY AND ARE SUBJECT TO THE TERMS SET FORTH IN THE "TERMS OF USE" INFORMATION. Information on currently available Intel products is available at www.intel.com and/or developer.intel.com Any links to internet Web sites will require an internet connection |
|
|
|
|
|
|
|
|
|
|
ECC memory detects multiple-bit errors and corrects single-bit errors. When ECC memory is installed, the BIOS will support both ECC and non-ECC mode. The BIOS automatically detects if ECC memory is installed and provides the Setup option for selecting ECC mode. ECC mode must be enabled in the Setup program; the default setting is disabled. If any non-ECC memory is installed, ECC operation is not available.
The following table describes the effect of using Setup to put each memory type in each supported mode.
Memory Error Detection Mode Established in Setup Program
|
|
Marketing Questions
General Questions:
Caution:System cooling requirements vary depending on the particular system configuration, and it is the responsibility of the system designer/integrator to ensure that the Pentium II processor's maximum case temperature (at thermal plate) is not exceeded. For more details on the thermal considerations, refer to the Intel Desktop Board VC820 Technical Product Specification (TPS) and the Intel Desktop Board VC820 Specification Update (DBSU).
Note: The Intel Desktop Board VC820 BIOS will support only RIMM modules with properly programmed SPD devices.
Note: There can be no empty RIMM connectors. RIMM connectors without a RIMM installed must be populated with Continuity RIMMs. The Continuity RIMMs are used to provide signal paths for the memory modules.
If the jumper J4A2 is set to connect pins 1-2 (default), the system resumes from an S5 state when a PME# or Wake on LAN* technology event is asserted. If the jumper is set to connect pins 2-3, the system will no longer resume from these events from an S5 state. This feature is useful if, for example, the user does not wish their dial-up modem to wake their previously powered-off computer whenever the telephone rings. The jumper setting does not affect S3 resume events. Refer to the Quick Start Guide, Technical Product Specification or Product Guide for information on configuration jumper settings.
General Questions:
The system can be left in the STR State and can be awakened periodically to perform preprogrammed events such as downloading e-mail or searching and filtering web content. A network access or an incoming phone call can also wake the PC and trigger a desired response, similar to a telephone answering machine. When an incoming request arrives via a "wake device" or the user wishes to resume operation, the PC comes alive in a few seconds by using the information saved in memory to restore the system.
Note:If power is interrupted while the system is in STR the system will reboot normally when power is restored. All data that has not been stored prior to STR will be lost.